

Timer A (0 and 1) and PWM





General Peripheral Programming Model

- Each peripheral has a range of addresses in the memory map
 - peripheral has base address (i.e. 0x00A0)
 - each register used in the peripheral has an offset from the base
- some registers are for control
 - bits to enable the peripheral
 - bits to configure specific modes of operation
 - bits to determine level of clock division
- some registers are for status which is generally read-only
 - error conditions are represented with a bit in status register
 - completion status
- some registers are for data
 - data to be transmitted is written to data registers
 - data received can be read from data registers
 - data measured (i.e. ADC) can be read from data registers



Pulse Width Modulation

- Most commonly used for motor control
 - switching mode for efficiency with transistor drive circuit
- One time configuration stand alone operation
- Pulse Width Modulation
 - like a poor man's version of Digital to Analog Converter
 - take average value of square wave with variable duty cycle
 - low power output must buffer with driving circuit for high power applications (motors, etc)
 - can change analog value, but much slower than D/A
- Generates a square wave
 - control of frequency
 - control of duty cycle
 - control of polarity starts high, ends low OR starts low, ends high
 - control of alignment left vs. center
 - 8 independent channels on Port P (P for PWM)



Pulse Width Modulation









PWM Simple Design Example





Functions of Timers

stop watch

• captures time of external events

- for instance rising edge of input pin
- allows for period and pulse width measurements
- creates output waveform
 - rising edge programmed for specific time
 - falling edge programmed for specific time
- pulse accumulations
 - count cycles while input is asserted
 - count the number of rising edges on input
- creates periodic interrupts





- input pin can be programmed in variety of ways
- In this example,
 - Port input interrupt is enabled
 - Input rising edge causes interrupt which captures time on TAR
 - TAR is recorded and compared against previous captured value
 - LAST value is subtracted from NEW to get period of waveforms



Output Compare Mode (8 channels)



- Can program edges relative to time in TAR
- Can generate periodic interrupts with same mechanism
- Set OUTMODE if output is used, don't if only needing periodic interrupts.





- Counts the number of rising edges over time
- For a fixed time, can calculate the average frequency



Pulse Accumulation (gated time)



- Interrupt for rising and falling edges of port 1
- One interrupt enables TAR and one disables
- Use other timer to measure straight time for comparison
- TAR0 / TAR1 is ratio of on versus off.



Figure 12-1. Timer_A Block Diagram



MSP430 User's Manual

Table 12-3. Timer_A3 Registers

Register	Short Form	Register Type	Address	Initial State
Timer_A control	TACTL	Read/write	0160h	Reset with POR
Timer_A counter	TAR	Read/write	0170h	Reset with POR
Timer_A capture/compare control 0	TACCTL0	Read/write	0162h	Reset with POR
Timer_A capture/compare 0	TACCR0	Read/write	0172h	Reset with POR
Timer_A capture/compare control 1	TACCTL1	Read/write	0164h	Reset with POR
Timer_A capture/compare 1	TACCR1	Read/write	0174h	Reset with POR
Timer_A capture/compare control 2	TACCTL2 ⁽¹⁾	Read/write	0166h	Reset with POR
Timer_A capture/compare 2	TACCR2 ⁽¹⁾	Read/write	0176h	Reset with POR
Timer_A interrupt vector	TAIV	Read only	012Eh	Reset with POR

⁽¹⁾ Not present on MSP430 devices with Timer_A2 like MSP430F20xx and other devices.

12.3.1 TACTL, Timer_A Control Register

15	14		13	12	11	10	9	8
			Unu	ised		TAS	SELX	
rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6		5	4	3	2	1	0
	IDx		M	Cx	Unused	TACLR	TAIE	TAIFG
rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	rw-(0)	г <mark>w-(</mark> 0)	rw-(0)
Unused	Bits 15-10	Unuse	Unused					
TASSELX	Bits 9-8	Timer	ïmer_A clock source select					
		00	TACLK					
		01	ACLK	ACLK Select clock to run counter				
		10	SMCLK					
		11	11 INCLK (INCLK is device-specific and is often assigned to the inverted TBCLK) (see the device-specific data sheet)					
IDx	Bits 7-6	Input	Input divider. These bits select the divider for the input clock.					
		00	/1					
		01	/2	/2 Clock divider of selected clock				
		10	/4					
		11	/8					
MCx	Bits 5-4	Mode	control. Setting	MCx = 00h v	when Timer_A is not in	use conserves p	ower.	
		00	Stop mode:	the timer is ha	alted.	Count	ar mada	
		01	Up mode: th	e timer counts	s up to TACCR0.	Counte	er mode	
		10	Continuous	mode: the time	er counts up to 0FFFF	h.		
		11	Up/down mo	de: the timer	counts up to TACCR0	then down to 000)0h.	
Unused	Bit 3	Unuse	ed					
TACLR	Bit 2	Timer autor	A clear. Settin	g this bit rese nd is always r	ts TAR, the clock divid ead as zero.	ler, and the count	direction. The TA	CLR bit is
TAIE	Bit 1	Timer	_A interrupt en	able. This bit e	enables the TAIFG inte	errupt request.		
		0	Interrupt disa	abled	Interrunt flag an	d onablo		
		1	Interrupt ena	bled	Must read TAN/		which is rea	nonoible
TAIFG	Bit 0	Timer	_A interrupt flag	, ¹	wust read IAIV	to determine	which is res	sponsible
		0	No interrupt	pending 🤤	and to clear the	bit. IRQ occ	curs if TAR =	= 0
		1	Interrupt per	iding				



MSP430 User's Manual

In continuous mode, TAR overflow details

Source	Freq	Divide	Res	Freq	Period
SMCLK	16MHz	1	1/16 uS	240 Hz	4ms
SMCLK	1MHz	1	1 uS	240 Hz	66 mS
SMCLK	1MHz	8	8 uS	2 Hz	0.5 S
ACLK	32KHz	1	31 uS	½ Hz	2 S
ACLK	32KHz	8	240 uS	1/16 Hz	16 S



MSP430 User's Manual

12.3.2 TAR	, Timer_A	Register
------------	-----------	----------

Counter

15	14	13	12	11	10	9	8		
	TARx								
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
7	6	5	4	3	2	1	0		
TARx									
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
TARx	Bits 15-0 Tir	15-0 Timer_A register. The TAR register is the count of Timer_A.							

12.3.3 TACCRx, Timer_A Capture/Compare Register x

3 Compare Channels

15	14	13	12	11	10	9	8
			TAC	CRx			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
TACCRx							
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
TACCRX	Bits 15-0 Ti	mer_A capture/corr	npare register.				

Compare mode: TACCRx holds the data for the comparison to the timer value in the Timer_A Register, TAR.

Capture mode: The Timer_A Register, TAR, is copied into the TACCRx register when a capture is performed.

15	14	13	12	11	10	9	8
C	Mx	CC	liSx	SCS	SCCI	Unused	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	Oı	rw-(0)
7	6	5	4	3	2	1	0
	OUTMOD	x	CCIE	CCI	OUT	COV	CCIFG
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)
CMx	Bit 15-14 Bit 13-12	Capture mode 00 No capture 01 Capture on 10 Capture on 11 Capture on Capture/compare ing sheet for specific sig 00 CCIxA 01 CCIxB 10 GND 11 Vcc	rising edge falling edge both rising and out select. The nal connection Captur Gnd an	Capture mode at a specific ev wheel rotation I falling edges se bits select the TAC is. e mode input se id Vdd are for so	allows TAR to ent – example for wind spect CRx input signal. elect – two IO oftware enable	o be captured le paddle ed calculation See the device-sp possible. led capture.	n becific data
SCS	Bit 11	Synchronize capture source. This bit is used to synchronize the capture input signal with the timer clock. Asynchronous capture Synchronous capture Synchronous capture					timer clock.
SCCI	Bit 10	Synchronized captur be read via this bit	e/compare inp	ut. The selected CCI i	input signal is late	thed with the EQU	x signal and can
Unused CAP	Bit 9 Bit 8	Unused. Read only. Capture mode 0 Compare m 1 Capture mo	Always read a ode Cap de	s 0. oture Vs. Compa	are mode sele	ect	

12.3.4 TACCTLx, Capture/Compare Control Register



TACCTLx continued

OUTMODx	Bits 7-5	Output mode. Modes 2, 3, 6, and 7 are not useful for TACCR0, because EQUx = EQU0.					
		000 OUT bit value					
		001 Set Output Mode – for Pulse Width Modulation					
		010 Toggle/reset or other modes with an output pin.					
		011 Set/reset See next slide for detailed examples.					
		100 Toggle					
		101 Reset					
		110 Toggle/set					
		111 Reset/set					
CCIE	Bit 4	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag.					
		0 Interrupt disabled					
		1 Interrupt enabled					
CCI	Bit 3	Capture/compare input. The selected input signal can be read by this bit.					
OUT	Bit 2	Output. For output mode 0, this bit directly controls the state of the output.					
		0 Output low					
		1 Output high					
COV	Bit 1	Capture overflow. This bit indicates a capture overflow occurred. COV must be reset with software.					
		0 No capture overflow occurred Not an interrupt. Flags missed capture event.					
		1 Capture overflow occurred					
CCIFG	Bit 0	Capture/compare interrupt flag					
		0 No interrupt pending					
		1 Interrupt pending is "recorded" in CCR.					





Up down mode



Figure 12-9. Output Unit in Up/Down Mode



32 bit counter extension example

- If 16 bit counter is running at 1 MHz, rollover occurs every 2¹⁶ * (1 / 1MHz) = 64 milliseconds
- By extending to 32 bits, rollover period is much longer – 2³² * (1 / 1MHz) ~ 4000 seconds
- Set overflow interrupt service routine to increment a global variable - 16 bit TAR_extended - which represents the upper 16 bits of a 32 bit word.





Note on programming MSP430

```
P1DIR |= 0x41; // P1.0 and P1.6 to output

P1SEL |= 0x41;

P1SEL2 |= 0x01;

CCR0 = 1000; //PWM Period - Freq = (SMCLK freq)/(CCR0 value)

//eg,SMCLK = 1MHZ so 1MHZ/1000 = 1Khz is the PWM Freq

CCTL1 = OUTMOD_7; //CCR1 toggle/set

CCTL2 = OUTMOD_7; //CCR2 toggle/reset

CCR1 = 0; //CCR1 PWM duty cycle

TACTL = TASSEL_2 + MC_1;
```

Typical programming style is to use header file abbreviations for registers and bit patterns. TACTL is the TA0CTL register at 0x160 TASSEL_2 is (2*0x0100u)) = 0x0200 unsigned – picks the SMCLK MC_1 = (0x0020) – picks "up to CCR0" mode. TASSEL_2 | MC_1 = 0x0220 which programs both the mode and clock.







```
void main(void)
ł
 WDTCTL = WDTPW + WDTHOLD;
                                        // Stop WDT
                                        // P1.0 output
 P1DIR |= 0 \times 01;
 TACTL = TASSEL_2 + MC_2 + TAIE; // SMCLK, contmode, interrupt
  __bis_SR_register(LPM0_bits + GIE); // Enter LPM0 w/ interrupt
// Timer_A3 Interrupt Vector (TAIV) handler
#pragma vector=TIMERA1 VECTOR
interrupt void Timer A(void)
  switch (TAIV) // Efficient switch-implementation
  Ł
   case 2: break;
                                         // TACCR1 not used
   case 4: break;
                                        // TACCR2 not used
   case 10: P10UT ^= 0x01:
                                        // overflow
            break;
 }
}
```



,	.text		; Program reset
RESET StopWDT SetupP1 SetupTA	mov.w mov.w bis.b mov.w	#300h,SP #WDTPW+WDTHOLD,&WDTCT #001h,&P1DIR #TASSEL_2+MC_2+TAIE,&	; Initialize stack pointer L ; Stop WDT ; P1.0 output TACTL ; SMCLK, contmode interrupt
Mainloop	bis.w nop	#CPUOFF+GIE,SR	; ; CPU off, interrupts enabled ; Required only for debugger ;
TAX_ISR;	Common	ISR for overflow	
;	add.w reti reti reti reti	&TAIV,PC	; Add Timer_A offset vector ; TACCR1 not used ; TACCR2 not used
TA_over	xor.b reti	#001h,&P10UT	; Toggle P1.0 ; Return from overflow ISR
;	Interru	pt Vectors	
;	.sect .short .sect .short .end	" .reset " RESET " .int08 " TAX_ISR	; MSP430 RESET Vector ; ; Timer_AX Vector ;







```
#include "msp430x22x4.h"
```

}

```
void main(void)
{
  WDTCTL = WDTPW + WDTHOLD;
  P1DIR \mid = 0 \times 01;
  TACCTL0 = CCIE;
  TACCR0 = 1000 - 1;
  TACTL = TASSEL_1 + MC_1;
  __bis_SR_register(LPM3_bits + GIE); // Enter LPM3 w/ interrupt
}
// Timer A0 interrupt service routine
#pragma vector=TIMERA0_VECTOR
___interrupt void Timer_A (void) {
  P10UT ^= 0x01;
```

```
// Stop WDT
// P1.0 output
// TACCR0 interrupt enabled
```

```
// ACLK, upmode
```

```
// Toggle P1.0
```



	.text		; Program reset
RESET	mov.w	#300h,SP	; Initialize stack pointer
StopWDT	mov.w	#WDTPW+WDTHOLD,&WDTCTL	; Stop WDT
SetupP1	bis.b	#001h,&P1DIR	; P1.0 output
SetupC0	mov.w	#CCIE,&TACCTL0	; TACCR0 interrupt enabled
	mov.w	#1000-1,&TACCR0	; TACCR0 counts to 1000
SetupTA	mov.w	#TASSEL_1+MC_1,&TACTL	; ACLK, upmode
			1
Mainloop	bis.w	#LPM3+GIE,SR	; Enter LPM3, interrupts enable
	nop		; Required for debugger :
; TA0_ISR;	Toggle	P1.0	
;	xor.b	#001h_&P10UT	: Togale Pl.0
	reti	"ooinya. 1001	:
;;	Interru	upt Vectors	
;	.sect	".reset"	; MSP430 RESET Vector
	.short	RESET	1
	.sect	".int09"	; Timer_A0 Vector
	.short	TA0_ISR	; _
	.end		



```
// MSP430F22x4 Demo - Timer_A, Toggle P1.0-3, Cont. Mode ISR, DC0 SMCLK
11
// Description: Use Timer_A CCRx units and overflow to generate four
// independent timing intervals. For demonstration, TACCR0, TACCR1 and TACCR2
// output units are optionally selected with port pins P1.1, P1.2 and P1.3
// in toggle mode. As such, these pins will toggle when respective TACCRx
// registers match the TAR counter. Interrupts are also enabled with all
// TACCRx units, software loads offset to next interval only - as long as
// the interval offset is added to TACCRx, toggle rate is generated in
// hardware. Timer_A overflow ISR is used to toggle P1.0 with software.
// Proper use of the TAIV interrupt vector generator is demonstrated.
// ACLK = n/a, MCLK = SMCLK = TACLK = default DC0 ~1.2MHz
11
// As coded with TACLK ~1.2MHz DCO, toggle rates are:
// P1.1 = TACCR0 = 1.2MHz/(2*200) ~3000Hz
// P1.2 = TACCR1 = 1.2MHz/(2*1000) ~600Hz
// P1.3 = TACCR2 = 1.2MHz/(2*10000) ~60Hz
// P1.0 = overflow = 1.2MHz/(2*65536) ~9Hz
11
11
               MSP430F22x4
11
11
                          XIN -
         11
                         XOUT -
          -- | RST
11
11
                     P1.1/TA0| --> TACCR0
11
11
                     P1.2/TA1 -> TACCR1
                     P1.3/TA2 |--> TACCR2
11
11
                         P1.0 |--> Overflow/software
11
```



```
msp430x22x4 ta_07
           void main(void)
           {
              WDTCTL = WDTPW + WDTHOLD;
                                                              // Stop WDT
              P1SEL |= 0 \times 0E;
                                                             // P1.1 - P1.3 option select
             P1DIR |= 0x0F;// P1.0 - P1.3 outputsTACCTL0 = 0UTMOD_4 + CCIE;// TACCR0 toggle, interrupt enabledTACCTL1 = 0UTMOD_4 + CCIE;// TACCR1 toggle, interrupt enabledTACCTL2 = 0UTMOD_4 + CCIE;// TACCR2 toggle, interrupt enabledTACTL = TASSEL_2 + MC_2 + TAIE;// SMCLK, Contmode, int enabled
               __bis_SR_register(LPM0_bits + GIE); // Enter LPM0 w/ interrupt
           }
           // Timer A0 interrupt service routine
           #pragma vector=TIMERA0_VECTOR
           __interrupt void Timer_A0(void)
              TACCR0 += 200;
                                                               // Add Offset to TACCR0
           }
           // Timer_A3 Interrupt Vector (TAIV) handler
           #pragma vector=TIMERA1_VECTOR
           ___interrupt void Timer_A1(void) {
              switch (TAIV) // Efficient switch-implementation
              Ł
                                              // Add Offset to TACCR1
                case 2: TACCR1 += 1000;
                           break;
                                                        // Add Offset to TACCR2
                case 4: TACCR2 += 10000;
                           break;
                case 10: P10UT ^= 0x01;
                                                            // Timer_A3 overflow
                           break;
              }
           }
```







```
void main(void)
{
    WDTCTL = WDTPW + WDTHOLD;
    P1DIR |= 0x0C;
    P1SEL |= 0x0C;
    TACCR0 = 512 - 1;
    TACCTL1 = OUTMOD_7;
    TACCTL1 = 384;
    TACCTL2 = OUTMOD_7;
    TACCR2 = 128;
    TACTL = TASSEL_2 + MC_1;
    __bis_SR_register(CPU0FF);
}
```

- // Stop WDT
 // P1.2 and P1.3 output
 // P1.2 and P1.3 TA1/2 otions
 // PWM Period
 // TACCR1 reset/set
 // TACCR1 PWM duty cycle
 // TACCR2 reset/set
 // TACCR2 PWM duty cycle
- // SMCLK, up mode
- // Enter LPM0



RESET StopWDT SetupP1 SetupC0 SetupC1 SetupC2 SetupTA	MOV.W MOV.W bis.b bis.b MOV.W MOV.W MOV.W MOV.W MOV.W	<pre>#300h,SP #WDTPW+WDTHOLD,&WDTCTL #00Ch,&P1DIR #00Ch,&P1SEL #512-1,&TACCR0 #0UTMOD_7,&TACCTL1 #384,&TACCR1 #0UTMOD_7,&TACCTL2 #128,&TACCR2 #TASSEL_2+MC_1,&TACTL</pre>	<pre>; Initialize stack pointer ; Stop WDT ; P1.2 and P1.3 output ; P1.2 and P1.3 TA1/2 otions ; PWM Period ; TACCR1 reset/set ; TACCR1 PWM Duty Cycle ; TACCR2 reset/set ; TACCR2 PWM duty cycle ; SMCLK, upmode</pre>
Mainloop	bis.w nop	#CPUOFF,SR	; ; CPU off ; Required only for debugger ;
;	Interru	pt Vectors	
;	.sect .short .end	".reset" RESET	; MSP430 RESET Vector ;



11

|| ||

|| || || || ||

// Description: Timer_A is used as ultra-low power pulse counter. In this // example TAR is offset 100 counts, which are acculmulated on INCLK P2.1, // with the system in LPM4 - all internal clocks off. After 100 counts, TAR // will overflow requesting an interrupt, and waking the system. Timer_A is // then reconfigured with SMCLK as clock source in up mode - TACCR1 will then // toggle P1.0 every 50000 SMCLK cycles.

MSP430F22x4

```
void main(void)
               {
                 WDTCTL = WDTPW + WDTHOLD;
                                                         // Stop WDT
                 P2DIR = 0 \times FD;
                                                            // All but P2.1 outputs
ta 22
                 P2SEL = 0 \times 02;
                                                      // P2.1 TAINCLK option select
                 P20UT = 0;
                                                       // All P2.x reset
                 TACTL = TASSEL1 + TASSEL0 + TACLR + TAIE; // Ext. INCLK, interrupt
                                                         // Offset until TAR overflow
                 TAR = 0 \times FFFF - 100;
                 TAR = 0xFFFF - 100; // Offset until TAR overflow
TACTL |= MC1; // Start Timer_A continuous mode
__bis_SR_register(LPM4_bits + GIE); // Enter LPM4 w/ interrupts
                 while (1)
                 {
                   P10UT ^= 0x01; // P1.0 = toggle
__bis_SR_register(LPM0_bits); // CPU is not required
                 }
               }
               #pragma vector = TIMERA1_VECTOR
                 interrupt void TA1_ISR(void)
                 switch (TAIV) // Efficient switch-implementation
                 {
                   case 2:
                     TACCR1 += 50000;
                                                            // Add Offset to TACCR1
                     ___bic_SR_register_on_exit(LPM0_bits); // CPU active on reti
                     break;
                   case 10:
                     TACTL = TASSEL1 + TACLR; // SMCLK, clear TAR
                                                           // TACCR1 interrupt enabled
                     TACCTL1 = CCIE;
                     TACCR1 = 50000;
                                                            // Start Timer_A in continuous
                     TACTL |= MC1;
                     __bic_SR_register_on_exit(LPM4_bits); // Exit LPM4 on reti
                     break:
                 }
               }
```