KPAC: Efficient Emulation of the ARM Pointer Authentication Instructions

Illia Ostapyshyn¹⁰, Gabriele Serra¹⁰, *Member, IEEE*, Tim-Marek Thomas¹⁰, and Daniel Lohmann¹⁰

Abstract—ARMv8.3-A has introduced the pointer authentica-2 tion (PA) feature, a new set of measures and instructions to 3 sign and validate pointers. PA is already used and supported 4 by the major compilers to protect the return addresses on 5 the stack as a measure against memory corruption attacks. As 6 more and more SoCs implement ARMv8.3-A and code compiled 7 with PA is even fully backwards compatible on CPUs without 8 (where the new instructions are just ignored), we can expect PA-9 enabled binaries to become standard in the near future. This 10 gives rise to the question, if and how also systems without the 11 native PA could benefit from the extra security provided by 12 the return address protection. In this article, we explore KPAC, 13 a set of efficient software-based approaches to bring the PA-14 based return-address protection onto the platforms without the 15 hardware support in an easily adoptable (binary-compatible) 16 and scalable manner. Technically, KPAC achieves this by either 17 a synchronous trap-based emulation inside the kernel or an 18 asynchronous novel memory-based invocation of a dedicated 19 CPU core. Our experiments with the CortexSuite benchmarks, 20 Chromium, and Memcached on a variety of platforms running 21 Linux ranging from a Xilinx ZCU102 board over a Raspberry 22 Pi 4 up to an 80-core Ampere Altra demonstrate the broad 23 applicability and scalability of our approach. Furthermore, we 24 discuss how the principles of KPAC can be generalized to the 25 other suited problem areas.

Index Terms—Computer security - application security,
 modeling - emulation, software - embedded software, software system software - operating systems.

29

I. INTRODUCTION

ARDWARE-BASED implementations for controlflow integrity (CFI) are becoming increasingly popular with Intel's control-flow enforcement technology (CET) [1], [2], [3] and ARM's pointer authentication (PA) [4] features being the most prominent candidates. Both provide measures to ensure the integrity of the programmer-intended control-flow by protecting the return addresses on the stack, a frequent target for the buffer-overflow attacks in combination with techniques like return- or jump-oriented programming

Manuscript received 12 August 2024; accepted 12 August 2024. This work was supported in part by the German Research Foundation (DFG) under Grant LO 1719/4-1 (391395160). This article was presented at the International Conference on Embedded Software (EMSOFT) 2024 and appeared as part of the ESWEEK-TCAD special issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Illia Ostapyshyn.*)

Illia Ostapyshyn, Tim-Marek Thomas, and Daniel Lohmann are with the Institute of Systems Engineering (ISE-SRA), Leibniz Universität Hannover, 30167 Hannover, Germany (e-mail: ostapyshyn@sra.uni-hannover.de; thomas@sra.uni-hannover.de; lohmann@sra.uni-hannover.de).

Gabriele Serra is with the TECIP Institute, Scuola Superiore Sant'Anna, 56127 Pisa, Italy (e-mail: gabriele.serra@santannapisa.it).

Digital Object Identifier 10.1109/TCAD.2024.3443773

(ROP/JOP) [5], [6], [7]. The hardware-based implementations ³⁹ overcome the most significant acceptance limitations of 40 software-based CFI techniques: poor performance [8] and 41 issues regarding the protection of the protection measure 42 itself [9], [10], [11], [12]. While the ARMv8.3-A PA feature is 43 long supported by standard compilers [13], [14] and the Linux 44 kernel (in contrast to the Intel's CET, which only very recently 45 made it into Linux [15]), for the last five years only Apple's 46 A12/M1 actually implemented it. However, this is currently 47 changing with Qualcomm's Snapdragon 8cx Gen 3 [16], 48 which includes the PA support. As the PA-enabled binaries are fully backwards compatible (the special new instructions 50 inserted by the compiler to encode/decode return addresses 51 resolve to NOPs on CPUs without), we can expect to see 52 a much broader adoption in the near future. Therefore, we 53 consider it worthwhile to explore how and at what costs it 54 would be possible to emulate the PA feature for the return 55 address protection on the platforms without native PA. 56

A. About This Article

In this article, we provide, discuss, and evaluate four 58 different approaches to emulate the PA-based return-address 59 protection on the ARM processors without the PA support. We 60 compare our results to the only attempt in this direction we 61 are aware of, which is PAC-PL of Serra and colleagues [17], 62 who employed an FPGA for the hardware-based encryp-63 tion/decryption of return addresses. While PAC-PL provides 64 an acceptable performance impact (negligible in many cases, 65 up to $3 \times$ in some cases), it also comes with a number of 66 drawbacks. First, PAC-PL is not binary compatible, as the 67 code has to be compiled with a custom GCC extension. 68 Furthermore, it requires the availability of an FPGA, which 69 alone makes it unsuitable for many application scenarios. 70 Consequently, their work triggered our attempt to look for 71 more efficient software-based and, if possible, also binary-72 compatible approaches. 73

In a nutshell, we present a 2×2 matrix of software-based 74 approaches that *either* require recompilation (like PAC-PL) or 75 are binary compatible (via code patching) and either execute 76 synchronously (by trapping) or asynchronously (by employing 77 a dedicated CPU core) and compare them to kpacpl, a 78 reimplementation of PAC-PL by its author. Our results show 79 that with the extra core (which in real-world settings is 80 arguably more available/affordable than the on-board-FPGA), 81 we outperform the programmable logic (PL)-based approach in all the cases. Without the extra core, the synchronous and 83 binary-compatible variant comes at a *worst-case* overhead of ⁸⁴

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. PA mechanism.

⁸⁵ 17.37×, which is orders of magnitude below the costs for ⁸⁶ the software emulation reported so far [17]. For instance, ⁸⁷ Chromium on a Raspberry Pi 4 receives an actual slowdown by ⁸⁸ 7.13× in the JetStream benchmark, which could be considered ⁸⁹ as acceptable for the security-critical Web applications.

⁹⁰ In particular, we claim the following contributions.

 We describe KPAC, an approach for efficient softwarebased and optionally ARMv8.3-ABI-compatible PA as an extension to the Linux kernel.

We provide the remote-core system call (RCSC), a novel
 mechanism for efficient and safe interaction between the

- ⁹⁶ user-mode threads and dedicated kernel cores.
- 97 3) We explore and evaluate the design space for the KPAC
 98 on a variety of benchmarks and platforms.

⁹⁹ The remainder of this article is organized as follows. ¹⁰⁰ Section II presents the ARM PA mechanism and Serra ¹⁰¹ et al.'s [17] implementation based on the programmable logic. ¹⁰² Section III describes the assumed threat model, Section IV ¹⁰³ our approach, and Section V the concrete implementation. ¹⁰⁴ In Section VI we evaluate the implementation variants and ¹⁰⁵ discuss our findings in Section VII. Finally, we review the ¹⁰⁶ further relevant literature in Section VIII and conclude this ¹⁰⁷ article in Section IX.

108

II. BACKGROUND

109 A. ARMv8.3-A Pointer Authentication

pointer authentication (PA) is an approach to protect protect and data pointers with negligible footprint in performance, memory, and hardware. The key idea is to utilize the free bits in the unused upper part of pointers to store a represent that unintended modifications can easily be detected. Typical that unintended modifications can easily be detected. Typical addresses, which leaves 16 bits for the signature, called the pointer authentication code (PAC) [4]. The signature algotime is left to the implementation; ARMv8.3-A suggests the QARMA block cipher [18], which can efficiently be realized the hardware.

The mechanism features instructions for the creation and validation of these signatures. Fig. 1(a) visualizes the signing ize instructions using the mnemonic PAC. These instructions take three values, the 64-bit pointer itself, a 128-bit key (implicitly), ize and a 64-bit context information to produce a pointer with a PAC in its upper bits. The ARM implementation features ¹²⁷ five keys: two for instructions and data pointers each, and one ¹²⁸ general-purpose key. They are stored in the system control ¹²⁹ registers that are accessible only by higher privilege levels (i.e., ¹³⁰ the operating system kernel) and, thus, kept secret from the ¹³¹ user applications requesting authentication. Linux, Windows, ¹³² and XNU [16], [19], [20] manage these keys on a perprocess ¹³³ basis for the systems with the PA extension; Linux 5.7+, and ¹³⁴ XNU even support PA inside the kernel itself [21]. ¹³⁵

After the pointer has been signed using PAC instructions, ¹³⁶ their counterparts based on the mnemonic AUT are responsible ¹³⁷ for verification of signature before usage [Fig. 1(b)]: The AUT ¹³⁸ instructions take the authenticated pointer, recompute the PAC, ¹³⁹ and compare the result with the code stored in the signed ¹⁴⁰ pointer. If the signature matches, the PAC is stripped from ¹⁴¹ the pointer. Otherwise a trap will occur, either immediately ¹⁴² (ARMv8.6-A) or upon dereferencing of the pointer. ¹⁴³

GCC and LLVM compilers already employ PA [13], [14] to 144 protect the function return addresses (the *backward edges* of 145 the control flow) that might be stored on the stack, where they 146 would become vulnerable for the buffer overflow attacks. This 147 is done by inserting PACIASP and AUTIASP instructions, 148 operating on the link register (LR/X30) with the stack pointer 149 (SP) as the context value in the function prologues and 150 epilogues, respectively. In the ARM ISA, these instructions 151 are located in the NOP instruction space, which ensures the 152 backward compatibility of newly compiled programs with 153 CPUs lacking the PA extension. As leaf functions never push 154 their return address onto the stack, the standard setting is to 155 omit the PA instructions in them. 156

However, half a decade following the introduction of the PA ¹⁵⁷ mechanism in the ARM specification and despite ubiquitous ¹⁵⁸ compiler and OS support, only few systems are readily available that implement it in hardware. Most notably, the A12 chip presented by Apple in 2018 and all its successors come with ¹⁶¹ PA [22] mechanism. This has only recently be complemented by Qualcomm's Snapdragon 8cx Gen 3 SoC [16], which ¹⁶³ brings the PA also to the Windows and Android domains. ¹⁶⁴ Nevertheless, we face a plethora of systems with no support for the PA and adoption will continue to be slow, especially ¹⁶⁶ in the embedded domain. ¹⁶⁷

B. PA Using FPGA: The PAC-PL Approach

As a solution for this, Serra et al. [17] implemented the PA ¹⁶⁹ mechanism on an SoC featuring an field programmable gate ¹⁷⁰ array (FPGA). Since, we base our work on theirs and use a ¹⁷¹ reimplementation as a comparison point, we briefly present ¹⁷² and discuss it here.¹ ¹⁷³

The main idea of PAC-PL is to perform the signing and 174 authentication of pointers using PL on the SoC. Its architecture 175 consists of two components: 1) a QARMA block cipher [18] 176 crypto engine and 2) an AXI subordinate device, which 177 handles interaction between the crypto engine and the host 178 over the AXI bus via the memory-mapped registers, which 179 are mapped into the kernel- and user-level address spaces, 180

¹Unfortunately, the original PAC-PL code underlies the IP restrictions, but its author provided us with a personal reimplementation of its core features.

¹⁸¹ respectively. Instead of using the ARMv8.3-A PAC/AUT
¹⁸² instructions, the signing/authentication of pointers is triggered
¹⁸³ by writing into the corresponding registers, which lets the PAC¹⁸⁴ PL accelerator generate, remove, and check the PAC. Hence,
¹⁸⁵ the approach is not binary-compatible: the software has to
¹⁸⁶ be compiled with a custom GCC plugin that generates the
¹⁸⁷ necessary instructions.

Since, QARMA is designed to be particularly fast in hardware, the overheads are dominated by the communication latency, which is costly due to the mismatch in the clock frequencies between the FPGA and the host CPU. While calculating the cipher itself only requires ten host cycles, a complete PAC/AUT operation takes at least 426 cycles. In our measurements on a Xilinx ZCU102 at 1.2 GHz this approach later) to an average overhead of 34% for the CortexSuite [23] benchmarks. The operation time is bounded, making it suitable for the real-time systems.

In the paper [17], the utilization of an FPGA is partly 199 200 justified by comparing it to the performance results from software-based emulation of their approach, which bears 201 a much higher (up to five orders of magnitude!) overheads. 202 203 However, this extremely high overhead is likely caused by the employed user-kernel interface, which induces two page 204 205 faults per PAC/AUT transaction (hence, the four page faults per 206 protected function) to emulate a PAC-PL device. Furthermore, 207 while QARMA is optimized for the hardware implementa-²⁰⁸ tions, another cipher might be more suitable for a CPU-based 209 software implementation. Last but not least, the work does not ²¹⁰ evaluate nor mention support of the multithreaded applications. 211 In the remainder of this article, we explore the options for ²¹² more efficient and optionally binary-compatible PA emulation 213 that scales well in concurrent environments.

214 III. SECURITY OBJECTIVES AND THREAT MODEL

ARMv8.3 pointer authentication was developed to accomplish the pointer integrity. Intuitively, pointer integrity seeks to prevent the alterations to pointers while residing in memory, ensuring that the value of a pointer at the time of its use use (i.e., dereferencing) remains consistent with the value intended during its creation or storage. Control-flow attacks and numeruse other data-oriented attacks hinge on manipulating the susceptible pointers. Consequently, the enforcement of pointer integrity defends against these attacks. The security objective ARMv8.3 PA, therefore, consists of preventing the attacker from forging pointers used by a vulnerable program.

Likewise, KPAC pursues the same security guarantees. Our approach shall satisfy the following functional requirements.

- 1) *Pointer Integrity:* Prevent and detect the use of the corrupted code or data pointers.
- 230 2) *Attack Resistance:* Resist attempts to forge the valid
 pointers and resist pointer reuse attacks.

Further, we identify nonfunctional requirements, which allow wider compatibility as follows.

- Compatibility: Enabling pointer integrity protection of
 existing programs without interfering with their opera-
- tion even without dedicated hardware support.

 Performance: Minimize run-time overhead by providing 237 configurable protection scopes as a tradeoff between the 238 hardening and performance. 239

The following assumptions define the attacker's capability, ²⁴⁰ consistent with the prior works in this area ([24], [25]). Our ²⁴¹ adversary model reckons with an attacker as follows. ²⁴²

- With unrestricted user-space memory read and write ²⁴³ capabilities, constrained exclusively by the data execution prevention (DEP) mechanism, therefore with ²⁴⁵ the ability to read any program memory and write ²⁴⁶ to the nonexecutable segments exploiting the inputcontrolled memory corruption errors in the victim ²⁴⁸ process (e.g., controlling return addresses, function ²⁴⁹ pointers, or VTable pointers).
- Disposes of a full knowledge of the process memory 251 layout and has successfully bypassed the address space 252 layout randomization (ASLR), if present. 253
- With no control over privilege levels higher than the user 254 level, meaning without the ability to access the kernel 255 space or higher privilege levels. 256

Note that, assumptions 1 and 2 rule out the feasibility of ²⁵⁷ randomization-based defenses susceptible to the information ²⁵⁸ disclosure, such as stack canaries, ASLR, or software shadow- ²⁵⁹ stacks. KPAC was designed to maintain its effectiveness even ²⁶⁰ when the complete memory layout of the victim process is ²⁶¹ disclosed as long as the assumption 3 holds. Therefore, the ²⁶² attacker cannot deduce the keys, which are located in memory ²⁶³ not directly readable from the user space. ²⁶⁴

According to the presented threat model, KPAC is as secure ²⁶⁵ as ARMv8.3 PA. The PAC-PL Serra et al. [17] have obsoleted ²⁶⁶ the assumption 3 by employing ARM TrustZone, which creates isolated secure environments to protect the sensitive data ²⁶⁸ for the key management. This extra protection is applicable to ²⁶⁹ KPAC as well, but not further explored in this article. ²⁷⁰

IV. KPAC APPROACH

271

A key point of the ARMv8.3-A PA (also mimicked by PAC- 272 PL) is that it delegates key management to the OS running 273 on the EL1 privilege level (the supervisor mode) ensuring 274 higher protection. In order to stay true to this property, KPAC 275 delegates key management and exception handling to the OS 276 kernel. As a corollary, the partial interpretation of the PAC 277 and AUT operations by software has to take place inside the 278 kernel, which generally induces the significant overhead, as 279 every operation thereby comes with a minimum of two user- 280 kernel context switches. Mitigating this overhead as far as 281 possible is one key to an efficient software implementation. 282 The other key is the overhead of the signing algorithm itself. 283

The central component of KPAC is a Linux kernel extension, ²⁸⁴ which implements the PA backend. Since, QARMA is not ²⁸⁵ suitable for the fast software implementation, *SipHash* [26] has ²⁸⁶ been selected as the cryptographic hashing algorithm instead. ²⁸⁷ It is designed to be efficient and secure with short inputs ²⁸⁸ to compute a 64-bit message authentication code, which is ²⁸⁹ truncated to the unused bits of the pointer. ²⁹⁰

The kernel extension exposes two interfaces for the user- ²⁹¹ space applications to request the PA (Fig. 2) as follows. ²⁹² application thread



Fig. 2. Application requesting PA by making (a) an *svc* request followed by (b) a *kpacd* request.

 TABLE I

 PROPERTIES OF PRESENTED EMULATION APPROACHES

	Approach	Hardware requirements	Multi- threaded	Binary compat.	Bounded WCET	Average overhead	
	native	ARMv8.3-A	\checkmark	\checkmark	\checkmark	0 %	
(C) (AC) (BC)	kpacpl-static svc-static kpacd-static	FPGA extra core	√ √			34 % 88 % 17 %	
(D) (AD) (BD)	kpacpl-libkpad svc-libkpac kpacd-libkpac	FPGA extra core	√ √	√ √ √		44 % 87 % 31 %	

- Synchronous system calls (SVC requests), which execute
 the PA within the invoking thread. This is the canonical
 way to implement an user kernel interaction.
- 296 2) RCSC, a novel asynchronous communication protocol
 297 based on the per-CPU shared memory, which executes
 298 the PA on a dedicated kernel core running the *kpacd*299 daemon. This (kind of) mimics the idea of PAC-PL to use
 200 extra hardware (here a CPU core instead of an FPGA)
 301 for the PA.

To instrument applications with either invocation scheme, we methods have been investigated as follows.

 Static instrumentation by a compiler plugin (as in PAC-PL). This is, assumingly, the most run-time efficient way, as it facilitates static optimization of the code and also provides configurable protection scopes for the overhead mitigation.

 Load-time instrumentation by a dynamic library (*libkpac*) that is applied by the LD_PRELOAD feature of the system's dynamic loader and patches at load time all PACIASP/AUTIASP instructions in the code to invoke KPAC instead. This provides full binary compatibility for ARMv8.3-A binaries that were compiled with PA support. Table I briefly summarizes the resulting four KPAC variants, together with PAC-PL and a native ARMv8.3-A processor. The

³¹⁶ together with PAC-PL and a native ARMV8.3-A processor. The ³¹⁷ given overhead numbers should be considered as a ballpark ³¹⁸ figure only. They describe the geometric mean over all the ³¹⁹ CortexSuite benchmarks on a Xilinx ZCU102 at 1.2 GHz. ³²⁰ Our experiments with Apple's M1 Ultra did not yield any ³²¹ measurable overhead for the native ARMv8.3-A PA.

V. IMPLEMENTATION

We integrated KPAC into the Linux kernel version 6.1. The compiler support for the static instrumentation is provided as a GCC 12.2 plugin.

322

A. SVC: The Synchronous System Call Interface

The AArch64 instruction set defines the SVC (supervisor ³²⁷ call) instruction, which transfers the control flow to the EL1 ³²⁸ privilege level running the OS kernel. This instruction is used ³²⁹ across the operating systems to implement the system calls ³³⁰ and has a 16-bit immediate argument. On Linux, the system ³³¹ call number is passed in the W8 register and the immediate ³³² argument of the SVC instruction is ignored. ³³³

326

344

We extend the Linux system call interface to emulate the 334 ARMv8.3-A PACIASP and AUTIASP instructions by reserving two values of the SVC instruction's immediate argument. 336 These new emulation calls thereby require a single instruction 337 in the code that only alters the LR, making them semantically 338 equivalent to the PACIASP/AUTIASP instructions emitted 339 by the standard compilers. As the execution time of the 340 SVC instruction and the SipHash algorithm takes bounded 341 time [26], the emulation is also suitable for the hard real-time 342 settings that demand bounded WCETs. 343

B. kpacd: The Remote-Core System Call Interface

On many platforms, context switches into the OS kernel ³⁴⁵ induce a high overhead for changing the privilege level and ³⁴⁶ the address space. Furthermore, the executed kernel code may ³⁴⁷ put extra pressure to the CPU-local caches and the TLB, ³⁴⁸ significantly impairing the performance [27]. An alternative ³⁴⁹ approach is to run the kernel services asynchronously on a dedicated core [28], [29] that always stays in the kernel mode. The ³⁵¹ services are invoked by a shared-memory interface between ³⁵² both the cores, omitting the above overhead altogether. Our ³⁵³ rcsc implements this idea for the Linux, while additionally ³⁵⁴ providing for the lock-free per-core separation. ³⁵⁵

With RCSC, one or several CPU cores are reserved for the ³⁵⁶ KPAC and execute the *kpacd* (*Kernel PAC Daemon*) in the ³⁵⁷ kernel mode, which polls a shared memory page for the PA ³⁵⁸ requests. This is comparable to the PAC-PL, where the service ³⁵⁹ core acts as the accelerator instead of an FPGA. ³⁶⁰

Sacrificing a full core just for the PA purposes might appear ³⁶¹ as an odd design decision, given that such core induces a ³⁶² *much* higher hardware overhead than a small FPGA. However, ³⁶³ in practice, an unused core is way more often available and ³⁶⁴ actually cheaper for many embedded systems than an FPGA. ³⁶⁵

Invocation of kpacd: Listing 1 demonstrates the assembly 366 code corresponding to an authentication RCSC to the 2kpacd 367 thread. After storing the pointer and the context value at the 368 respective offsets in the RCSC page (L3), the application hands 369 off the request by writing the operation code into the first 370 status word of the page (L6), which wakes the remote kpacd 371 to perform the requested operation. The status word is then 372 checked in a loop (L9-11) by loading the first word of the 373 page with the exclusive load (LDXR) instruction, branching 374 to WFE if the value is not zero (zero signals completion). 375 The WFE instruction hints the CPU core to enter a low-power 376 state, until a wake-up event occurs [4]. A remote store (by the 377 kpacd core) to this location, which was recently read using 378 an exclusive load (LDXR), generates such an event. Hence, 379 on both the sides the polling does not come with an extra 380 energy/heat overhead. The combination of LDXR and WFE is 381

1 2	mov mov	x9, #KPAC_BASE x10, sp
3	stp	lr, x10, [x9, #REG_PLAIN] // store pointer and context
4		
5	mov	x10, #OP_PAC
6	stlr	x10, [x9] // request operation
7		, , ,
8	sevl	
9 1:	wfe	<pre>// sleep for event <+</pre>
10	ldxr	x10, [x9] //
11	cbnz	x10. 1b // until completion+
12	ldr	<pre>lr. [x9, #REG_CIPHER] // obtain result</pre>

Listing 1. Assembly code of a function prologue requesting a signed pointer from *kpacd*.

³⁸² also used in the AArch64 ___CMPWAIT_CASE macro of the ³⁸³ Linux kernel.

Multithreading Support: On multiprocessor systems, 384 ³⁸⁵ multiple threads from within the same or different processes ³⁸⁶ might invoke *kpacd* simultaneously. These concurrent 387 requests need to be isolated and coordinated. RCSC solves this 388 by providing an individual RCSC page for each core, which ³⁸⁹ is (implicitly) used by the thread currently executing on this 390 core. Hence, no synchronization is required when accessing the RCSC page, enabling scalability. As each core executes 391 392 exactly one thread at a time, the per-core pages also ensure ³⁹³ isolation. Upon a switch to another thread, the scheduler completes any pending RCSC requests and saves the relevant 394 ³⁹⁵ content (24B) of the shared page in the thread control block. Technically, the provision of per core pages (which we 396 397 consider a general mechanism) has to be integrated with 398 the virtual memory subsystem. For this, the data structure ³⁹⁹ representing the address space and containing the pointer to ⁴⁰⁰ the top-level page directory (*page global directory* and *PGD*), 401 is extended to support a different PGD per core. As illustrated ⁴⁰² in Fig. 3, all the entries in these PGDs are kept synchronized ⁴⁰³ except for one. The entry leading to the core-local RCSC page. Thereby, all cores use the same virtual address to access their 404 405 core-specific memory. This comes at the cost of duplicated ⁴⁰⁶ PGDs for processes using the *kpacd* service. Moreover, when 407 a PGD entry is modified, the changes have to be mirrored ⁴⁰⁸ into the PGDs of other CPU cores. The performance overhead 409 of this is negligible, since the top-level page-directory entries 410 are only populated at the process start and rarely modified 411 during the execution. As the underlying page tables are shared, 412 all the changes in them (e.g., induced by an mmap()) are 413 immediately seen by other CPU cores and require no further ⁴¹⁴ mirroring nor synchronization.

For load balancing in larger multicore systems, an arbitrary humber of cores could be assigned to *kpacd*. Each *kpacd* core services a fixed set of application cores in a round-robin manner. Hence, the worst-case service time of *kpacd* is also humber of the multicore settings.

420 C. Static Instrumentation via Compiler Plugin

⁴²¹ Applying either of the KPAC invocation approaches for ⁴²² the return-address protection requires adding the signing and ⁴²³ authentication code in the prologues and epilogues of func-⁴²⁴ tions. One way to achieve this, also taken by Serra and ⁴²⁵ associates [17], is to employ a compiler plugin and add ⁴²⁶ an additional pass working on the register-transfer language ⁴²⁷ representation of the program.



Fig. 3. Page table arrangement introduced by CPU-local top-level page directories (PGDs).

Protection Scopes: If compiling code for ARMv8.3-A with 428 -mbranch-protection, GCC would apply the PA-based 429 return address protection on the prologues and epilogues of 430 all the nonleaf functions (which push the return address to the 431 memory). As the PA-based return address protection basically 432 just adds two instructions to a protected function, this does not 433 induce any measurable overhead. In contrast, a PA emulation 434 induces a much higher overhead, so it might be worthwhile to 435 explore different protection scopes and let the compiler plugin 436 only instrument the most vulnerable functions. 437

Our compiler plugin therefore resembles the protection 438 levels of GCC's and Clang's -fstack-protector fea- 439 ture [13], [14], a purely compiler-based CFI measure that 440 comes with the common limitations regarding performance 441 and actual protection (cf. Section I). However, its defined 442 protection levels are established among the developers who 443 have to trade between the hardening and performance of their software. The three different protection scopes are referred to 445 in the following as *char*, *strong*, and *all*. 446

- *char* protects the nonleaf functions that place char arrays 447 of at least size 8 (*ssp-buffer-size*) on the stack 448 and nonleaf functions, that perform dynamic stack 449 allocation with alloca(). This protection scope 450 bears the lowest performance impact, while already 451 providing some protection for simple but common 452 buffer-overflow attacks. 453
- *strong* extends the scope of protected functions to the 454 nonleaf functions that accommodate any arrays or 455 variables that have their address taken on the stack. 456 This further mitigates the range of some advanced 457 attack techniques based on the ROP at a moderate 458 performance impact. 459
 - *all* extends the scope even further to all the (nonleaf) 460 functions, which provides the highest protection 461 level, but also induces significant performance 462 costs. 463

Our plugin supports all the optimization levels, but automatically disables the *ipa-ra* and *shrink-wrap* optimizations, 465 as we depend on the caller-saved registers to be actually saved 466 and the function prologue at the beginning of a function. 467

D. Load-Time Instrumentation via libkpac

While recompiling the existing applications might be feasible in some settings (e.g., embedded applications), this is often 470



Listing 2. Example function from Memcached patched by *libkpac* for *kpacd* invocation. The kpacd_{pac,aut}_24 trampoline operates on the return address at the offset 24 from the SP (a) Before patching (b) After patching.

⁴⁷¹ not the case, especially in end-user environments. Thus, we ⁴⁷² propose a binary-compatible method of adding the software-⁴⁷³ emulated PA to the programs already compiled for ARM PA ⁴⁷⁴ by providing a run-time library (*libkpac*). *libkpac* patches the ⁴⁷⁵ program at load time and can be applied selectively to the ⁴⁷⁶ whole system or single application processes.

Technically, libkpac is injected by setting the 477 478 LD_PRELOAD environment variable, which causes the 479 system's dynamic loader to additionally load the library 480 and execute its constructor function. The LD PRELOAD 481 mechanism provides for maximum flexibility on the user's side. For example, the user might run one instance with KPAC 482 483 support to improve the security and another one without, for the performance-sensitive activities. 484

The constructor function parses the memory map of the process, exposed by Linux in the *procfs* file system, and takes note of the executable memory areas in the address space. It then iterates over these areas and searches for the PACIASP and AUTIASP instructions. At these places, the code needs to be patched to invoke KPAC by either the synchronous *SVC* or the asynchronous RCSC mechanism.

492 SVC-Only Mode: In this mode, the PACIASP and AUTIASP 493 instructions are simply replaced by their respective SVC equiv-494 alents. As this takes only a single opcode and clobbers the 495 same set of registers (just the LR register), this is trivially 496 possible in all the cases.

kpacd and kpacpl Modes: Invoking kpacd or kpacpl via 497 498 their shared-memory interface requires inserting additional 499 branches to a subfunction, which is more complicated and not (safely) possible in all the cases. The general idea of patching 500 a function for such invocation is demonstrated in Listing 2. 501 502 Fundamentally, it is not possible to just replace PACIASP ⁵⁰³ and AUTIASP by a call to the *kpacd/kpacpl* invocation, as 504 this would overwrite the return address stored in the LR to be ⁵⁰⁵ protected. Instead, the invocations have to be put at the end of 506 the prologue (beginning of the epilogue), when LR has been 507 saved onto the stack. The required space for these calls is cre-508 ated by shifting the stack frame (de)allocation sequences into ⁵⁰⁹ the PACIASP/AUTIASP instructions. However, as compilers ⁵¹⁰ might do arbitrary things in their function pro/epilogues (e.g., ⁵¹¹ reordering), the patching falls back to the SVC mechanism if no 512 familiar stack frame (de)allocation sequence is detected. When 513 instrumenting binaries for kpacpl, the svc fallback uses the 514 accelerator for QARMA computation from the kernel space.

Upon invocation, the actual return address to be en/decoded ⁵¹⁵ resides on the stack, but at an varying offset that depends on ⁵¹⁶ the function-specific stack frame. To deal with this, *libkpac* ⁵¹⁷ provides trampoline functions for the offsets from 0 to 504 ⁵¹⁸ bytes (at machine word granularity). As the AArch64 BL ⁵¹⁹ instruction can jump only in the region of ± 128 MiB, *libkpac* ⁵²⁰ furthermore places the trampolines in neighboring address- ⁵²¹ space holes in the case of large text sections. For example, ⁵²² this is required to fully patch the Chromium's 161.02 MiB ⁵²³ executable segment.

VI. EVALUATION

525

549

In our evaluation, we 1) demonstrate the latency of a single 526 PAC/AUT transaction; 2) show that our approaches efficiently 527 implement PA in software; 3) illustrate the multicore scalability using the memory caching system Memcached; and 529 4) showcase the ease use of the binary-compatible approaches 530 using the *Chromium browser*. 531

We have integrated our mechanism into Linux 6.1 on the ⁵³² three systems: 1) Xilinx Zynq UltraScale+ ZCU102 evaluation ⁵³³ board with XCZU9EG MPSoC at 1.2 GHz; 2) Raspberry ⁵³⁴ Pi 4 single-board computer with Broadcom BCM2711 at ⁵³⁵ 1.8 GHz; and 3) Gigabyte R152-P31 rack server with 80- ⁵³⁶ core Ampere Altra Q80-30 CPU at 3 GHz. The ZCU102 ⁵³⁷ evaluation board allows us to directly compare our approaches ⁵³⁸ with the PAC-PL reimplementation as the SoC features an ⁵³⁹ FPGA fabric on the chip. The Raspberry Pi resembles a typical ⁵⁴⁰ medium-end hardware used in embedded appliances. This does ⁵⁴¹ obviously not hold for the 80-core Ampere Altra/Memcached ⁵⁴² setup, which we include for the sole purpose of stressing the ⁵⁴³ multicore scalability of our approach. ⁵⁴⁴

As the baseline, we chose to run the targets without any 545 enabled PA. This corresponds to our measurements on the 546 Apple's M1 Ultra (see Table I), which did not yield any 547 measurable overhead for the native PA. 548

A. Cost of User–Kernel Interaction and Hashing

First, we evaluate the cost of the user kernel interaction ⁵⁵⁰ methods introduced in Section IV by measuring the end-to-⁵⁵¹ end latency of the transactions on the mentioned systems. ⁵⁵² Simultaneously, we demonstrate the high overhead of the QARMA hashing algorithm when implemented in software ⁵⁵⁴ and motivate the choice of SipHash for fast hashing. Table II demonstrates the 99th percentile latencies for the PA requests ⁵⁵⁶ in clock cycles over 32 million samples. The cycles are ⁵⁵⁷ measured using the PMU's cycle counter PMCCNTR_EL0. ⁵⁵⁸ Consequently, the *kpacd* spin loop does not use WFE, as it ⁵⁵⁹ is undefined whether the counter continues to increment in ⁵⁶⁰ low-power state [4].

The measurement in the *None* row of Table II does not 562 perform any hashing and thus represents the raw communication overhead for the *SVC*- and RCSC-based transactions. 564 Comparing the raw communication overhead across the 565 systems, both the ZCU102 and Raspberry Pi 4 require over 566 2000 cycles for an NOP system call. The *kpacd* request on 567 these systems is much faster, by factor 4.99 on the Raspberry 568 Pi 4 and by factor 9.31 on the ZCU102 evaluation board. 569

 TABLE II

 99th Percentile Round-Trip Latency of PA Requests in Clock

 Cycles. (a) Ampere Altra Q80, 3 GHz. (b) Broadcom BCM2711,

 1.8 GHz. (c) Xilinx XCZU9EG, 1.2 GHz

	(A)				(B)	
Hashing alg. svc		kpacd	Ha	Hashing alg.		kpacd
None389SipHash434QARMA3903		476 488 3947	No Sip QA	one oHash ARMA	2095 sh 2170 IA 6779	
			(C)			
H	Iashing algo	rithm	kpacp	l svc	kpacd	-
N	lone		643	2020	217	-
S	ipHash		_	2122	339	
Ç	QARMA		650	11608	8231	

⁵⁷⁰ On the Xilinx ZCU102 evaluation board, a *kpacd* transaction ⁵⁷¹ takes only 217 clock cycles, which amounts to 180.8 ns. On ⁵⁷² the same system, a round trip to the PL takes 643 cycles or ⁵⁷³ 535.8 ns. In contrast, the Ampere Altra Q80 system shows a ⁵⁷⁴ different picture: a system call is 18.28% faster than a round ⁵⁷⁵ trip over the shared memory and takes only 389 clock cycles ⁵⁷⁶ or 129.7 ns. This demonstrates that high-end systems might ⁵⁷⁷ implement the system calls more efficiently and could profit ⁵⁷⁸ from the fast software PA without an additional accelerator ⁵⁷⁹ core.

Moving onto the hashing algorithms, the ARM-suggested 580 581 QARMA cipher comes with an overhead of at least 3000 582 cycles on all the systems even when subtracting the raw 583 communication costs. For instance, a system call calculating the QARMA cipher takes 9.67 μ s on the ZCU102 evaluation 584 585 board. Having an FPGA at its disposal, this is the only system ⁵⁸⁶ providing a low latency for QARMA with *kpacpl* taking 650 587 clock cycles to authenticate a pointer. In fact, the QARMA calculation costs are fully amortized by the communication 588 overhead, as the round trip latency is nearly equal to the 589 latency without hashing. This stems from the mismatch in 590 the clock frequencies between the FPGA and the host CPU, 591 ⁵⁹² together with the costs for the data transfer.

SipHash offers a practical alternative to the QARMA cipher. Subtracting the communication overhead, its calculation takes roughly 100 cycles on all the systems. This results in the round-trip latency of 339 cycles (282.5 ns) on the ZCU102 evaluation board, 434 cycles (144.7 ns) on the Ampere Altra machine via *svc*, and 508 cycles (282.2 ns) on the Raspberry Pi 4. Therefore, we use SipHash in the remainder of evaluation.

601 B. Approach Comparison

For the comparison of the KPAC approaches, we chose the CortexSuite [23]. It is a representative embedded workload, as it consists of machine learning, computer vision, language processing, and IoT tasks. As the baseline, we compile all the benchmarks without any protection using GCC 12.2 with -O2 optimization level. For the static instrumentation, the benchmarks are compiled with our compiler plugin with the



Fig. 4. Geometric mean of CortexSuite benchmark run durations normalized to the baseline run on Xilinx ZCU102.

same optimization level.² For the binary-compatible *libkpac* ⁶⁰⁹ evaluation, the compilation flags are complemented with ⁶¹⁰ -mbranch-protection=pac-ret to add the return- ⁶¹¹ address protection using ARMv8.3-A PA. The benchmarks are ⁶¹² executed on the Xilinx Zynq UltraScale+ ZCU102 evaluation ⁶¹³ board, allowing us a direct comparison to the PL-based ⁶¹⁴ approach *kpacpl*. ⁶¹⁵

Static Instrumentation: The advantage of instrumenting ⁶¹⁶ applications statically using the compiler plugin lies in the ⁶¹⁷ ability to mitigate the performance overhead using the pro- ⁶¹⁸ tection scope heuristics introduced in Section V-C. Thus, we ⁶¹⁹ evaluate the three protection scopes and compare the communication approaches to each other. Fig. 4 provides a high-level ⁶²¹ overview of the overhead over all the CortexSuite benchmarks ⁶²² (summarized using the geometric mean) and Table III breaks ⁶²³ down the figure for the individual benchmarks. ⁶²⁴

The highest overhead is measurable for the most secure ⁶²⁵ protection scope *all*, where all the nonleaf functions are ⁶²⁶ protected. The *svc*-based instrumentation has the highest ⁶²⁷ average overhead of $1.88 \times$ and is outperformed by *kpacpl* ⁶²⁸ with the average overhead of $1.34 \times$. The *kpacd* approach ⁶²⁹ leads in this category with the average overhead of $1.17 \times$.

The protection scope *strong* reduces the overhead to a $_{631}$ lower figure for all the approaches, while keeping the security $_{632}$ guarantees high as the likelihood of a stack-buffer overflow $_{633}$ occurring in a function that never exposes the addresses to $_{634}$ its stack is exceedingly low. There, *kpacd* still outperforms $_{635}$ all the approaches with an average overhead of $1.88 \times$. The $_{636}$ worst-case overhead for *kpacd-strong* is observed in the $_{637}$ figures are $1.06 \times$ for the average and $1.48 \times$ for the worst case $_{639}$ in *sphinx*. Even for *svc*, which is inherently suboptimal on $_{640}$ this system due to the cost of the system calls, the average $_{641}$ overhead is reduced to $1.20 \times$ with the worst case of $3.34 \times$.

Depending on the application, the security can be traded ⁶⁴³ for the performance by reducing the protection scope to the ⁶⁴⁴ *char*: functions that allocate the character arrays on the stack. ⁶⁴⁵ Note that, this is the default mode of GCC's stack protector ⁶⁴⁶ and the only one evaluated by Serra and associates for PAC-PL ⁶⁴⁷ originally. This reduces the worst-case overhead to $1.26 \times$ for ⁶⁴⁸ *kpacpl*, $2.25 \times$ for *svc*, and $1.11 \times$ for *kpacd*. On average, ⁶⁴⁹ *char* yields the lowest overhead regardless of the approach. ⁶⁵⁰

²This excludes optimizations incompatible with current compiler plugin prototype discussed in Section V-C.

 TABLE III

 Run Times of CortexSuite Benchmarks Normalized to the Baseline Run Without Protection on Xilinx ZCU102

Dan alamanla	Baseline run duration [s]	kpacpl			SVC			kpacd					
Benchmark		char	strong	all	libkpac	char	strong	all	libkpac	char	strong	all	libkpac
lda	18.25	1.01	1.01	4.37	7.53	1.04	1.04	17.38	17.37	1	1	2.38	5.37
sphinx	12.39	1.26	1.48	3.21	3.6	2.25	3.34	11.78	11.43	1.11	1.2	1.87	2.3
rbm	21	1	1.08	1.17	1.17	1	1.4	1.8	1.8	1	1.03	1.06	1.07
srr	29.12	1.01	1.04	1.04	1.11	1.01	1.16	1.16	1.16	1	1.02	1.02	1.08
svd3	14.55	1	1	1.02	1.03	1	1	1.14	1.14	1	1	1.01	1.01
motion-est.	9.42	1.03	1.04	1.05	1.03	1.03	1.08	1.13	1.1	1.02	1.03	1.03	1.01
spectral	6.96	1	1	1	1	1	1	1	1	1	1	1	1
pca	3.29	1	1	1	1.01	1	1	1	1.01	1	1	1	1
liblinear	25.75	1	1	1	1	1	1	1	1	1	1	1	1
kmeans	33.74	1	1	1	1	1	1	1	1	1	1	1	1
Geometric mean		1.03	1.06	1.34	1.44	1.09	1.2	1.88	1.87	1.01	1.03	1.17	1.31

 TABLE IV

 LOAD-TIME STATISTICS FROM LIBKPAC PATCHING ROUTINE

Banahmark	Text section	Patched	Patching time [µs]			
Dencimark	size [KiB]	locations	SVC	kpacd/kpacpl		
lda	9.11	53/54	455	640		
sphinx	284.65	1529/1555	7928	8275		
rbm	3.46	18/26	288	469		
srr	12.45	30/39	490	654		
svd3	25.15	145/145	872	1049		
motion-est.	4.01	20/22	300	491		
spectral	5.71	17/18	377	559		
pca	5.40	18/18	293	496		
liblinear	37.90	119/128	1060	1262		
kmeans	2.09	6/8	286	473		
Average	38.99	97.12 %	1235	1437		

Load-Time Instrumentation: Next, we examine the binarycompatible approach based on the load-time patching using *libkpac*. In terms of the security, load-time patching is tantamount to the protection scope *all*, as GCC hardens all the nonleaf functions with PACIASP/AUTIASP instructions.

The average overheads are 1.44 and $1.31 \times$ for *kpacpl* and *kpacd*, respectively. The worst overhead can be observed in *svc*-only mode (*svc-libkpac*), where the load-time instrumentation yields $1.87 \times$ overhead on average. The is slightly better than the respective static approach (*svc-all* with $1.88 \times$) as the dynamic instrumentation (unlike the compiler plugin) does not require disabling any optimizations. Here, *kpacd-libkpac* represents the middle ground between *kpacd-all* and *svc-all*, since *libkpac* replaces PACIASP/AUTIASP conservatively with a call to the optimized *kpacd* routine, resorting to costly *svc* where no familiar prologue/epilogue sequences are recognized (due to the instruction reordering).

Table IV provides the additional statistics on the load-669 time patching. Overall, *libkpac* in the *kpacd/kpacpl* modes 670 manages to successfully patch 97.12% of prologues and 671 epilogues in CortexSuite. The time required for patching does 672 not exceed 10 ms for any of the benchmarks and correlates 673 roughly with the size of the executable segment. The required 674 average time per KiB is 32 μ s for *svc*-only and 37 μ s for 675 *kpacd/kpacpl*.

C. Case Study: Memcached

Despite the fact that *kpacd* requests do not require 677 synchronization with the other threads, there is a risk of 678 high contention on a single service core when serving the 679 multiple application cores. To accommodate highly parallel 680 applications, the KPAC kernel allows flexibly configuring the 681 amount of *kpacd* service cores and the mapping to the 682 application cores that they serve. The synthetic benchmarks 683 from the CortexSuite are single-threaded and do not assess the 684 multithreading aspect of KPAC. Hence, we deploy Memcached 685 1.6.22 on a Gigabyte R152-P31 rack server featuring the 686 Ampere Altra Q80-30 at 3 GHz with 80 Neoverse-N1 cores 687 and 256 GiB of DRAM. The machine offers uniform memory 688 access (UMA) latencies for all the cores. 689

We chose Memcached for several reasons. The code base ⁶⁹⁰ is written in plain C, making it easy to deploy it with custom ⁶⁹¹ CFI techniques like our software-emulated PA. Furthermore, ⁶⁹² benchmarking tools are readily available. Also, Memcached ⁶⁹³ is a realistic use-case for the PA as it is used in security ⁶⁹⁴ relevant environments, for example in combination with an ⁶⁹⁵ LDAP service for the user authentication. ⁶⁹⁶

Workload: Memcached server is compiled with the default ⁶⁹⁷ compiler flags, including the -O2 optimization level. It is ⁶⁹⁸ complemented with PA-based return address protection and ⁶⁹⁹ ran with 32 threads pinned to 32 CPU cores. For the client side, ⁷⁰⁰ we use the *memtier_benchmark* [30], which is developed by ⁷⁰¹ Redis specifically for benchmarking the key-value databases. ⁷⁰² The Memtier benchmark starts 32 threads on another 32 cores ⁷⁰³ of the same machine. Each threads opens 50 connections ⁷⁰⁴ (resulting in 1600 active connections) and records latencies ⁷⁰⁵ of SET and GET requests with the default SET:GET ratio of ⁷⁰⁶ 1:10 for 100 s. We vary the amount of *kpacd* service threads ⁷⁰⁷ on the remaining 16 cores of the machine. ⁷⁰⁸

Results: Fig. 5 displays the average latency in milliseconds 709 as well as the 99th-percentile tail latency for the baseline 710 reference without PA, *svc*-, and *kpacd*-instrumented runs 711 (statically via the compiler plugin and load time via *libkpac*). 712 For *kpacd*, the latencies are measured for different amounts 713 of the service cores (*kpacd-x*). 714

The baseline average and tail latencies are 1.09 and 1.66 ms, 715 respectively. When using one service core there is a high 716 latency for all the protection scopes except for *char*. In fact, 717



Fig. 5. Average latencies and 99th percentiles for the Memtier benchmark with 0–16 service cores (*svc* and *kpacd-x*).

718 due to the low amount of protected functions, char shows ⁷¹⁹ no measurable change for all the approaches both in average 720 and tail latencies. For all, the average latency increases almost 721 tenfold to 9.30 ms. This figure halves as we double the amount 722 of service cores: it amounts to 4.62 ms $(4.24 \times)$ for the two region service cores and 2.37 ms $(2.17 \times)$ for the four service cores. 724 Distributing the load over eight kpacd threads and above, 725 they are no longer saturated, and the latency does not exceed 726 1.43 ms ($1.31 \times$ of the baseline). The figures are similar to 727 all for libkpac instrumented kpacd experiments as libkpac ⁷²⁸ manages to patch 91.78% of locations with a *kpacd* invocation. 729 Looking at the strong protection scope, the average latency ⁷³⁰ increase is low for the four service cores and above. For two service cores the increase is $1.45 \times$ or 1.58 ms. 731

Interestingly, *svc*-instrumented servers (including *all* and 732 libkpac variants) demonstrate the same average latency as 733 734 the baseline run. The tail latency, however, shows a minor ⁷³⁵ increase of 28.52% for *libkpac* and 23.20% for *strong*. This stems from the architecture of the used machine. As 736 demonstrated in Section VI-A, the Ampere Altra Q80 CPU 737 738 features particularly the fast system calls. Combined with 739 the fact that the SVC approach does not induce contention 740 in multithreaded scenarios, this results in fast return-address 741 protection. This highlights that the underlying hardware and 742 architecture needs to be taken into account when applying ⁷⁴³ the mechanism. In this case, the *svc-libkpac* approach can 744 be easily applied to an already compiled Memcached server 745 (e.g., from the distribution's repository) without significantly 746 affecting the performance of the database. This comes at a 747 cost of relatively short 1.55 ms patching time for the 147 KiB 748 executable segment of the Memcached binary and all the 749 libraries it links with.

750 D. Case Study: Chromium

Investigating the binary-compatible approach further, we
 concentrate on its ease of use with the already existing
 software and toolchains. We demonstrate this by applying *SVC* and *kpacd*-based PA using *libkpac* to the *Chromium browser*.
 For this we use the Raspberry Pi 4 single-board computer

featuring a quad-core Cortex-A72 64-bit SoC clocked at 756 1.8 GHz. We chose this system, as it represents a small 757 lightweight ARM desktop PC. 758

The Chromium browser is a long-existing project with a 759 large code base, leading the browser market with the usage 760 share of 63% on all the platforms (September 2023) [31]. 761 Moreover, the binary Chromium package of the AArch64 762 Debian distribution is already hardened with the ARMv8.3-A 763 return address protection using PACIASP/AUTIASP instruc- 764 tions. However, this protection has no effect on systems 765 without PA. This makes Chromium a prime target for our 766 evaluation, as we want to showcase the ease of use and the low 767 adoption hurdle for the end-users. Security in Web browsers 768 is highly relevant in general, as the users use them for the 769 online banking, healthcare information, and a wide range of 770 other sensitive tasks. The Chromium project itself states that 771 around 70% of their security bugs are the memory safety 772 problems [32]. The severity of those bugs would be alleviated 773 by enabling PA. 774

Workload: To stress test our mechanism and give an 775 intuition on how usable the binary-compatible approaches 776 are for the user-oriented applications, we execute the 777 *Speedometer 2.1, Jetstream 2.1,* and *Motionmark 1.2* browser 778 benchmarks from the WebKit's Browserbench suite [33]. 779 Speedometer emulates user input by adding, changing and 780 removing to-do items from a Web application, evaluating the 781 browser's responsiveness. Jetstream, on the other hand consists 762 of the Web assembly and JavaScript benchmarks (64 in total), 763 which are then scored using the geometric mean. These 784 benchmarks consist of several cryptography algorithms, data 785 processing tasks, parsers, and so on. The third Browserbench 786 benchmark, Motionmark, puts the browser's graphics engine 787

Results: Our library manages to patch 95:85% of prologues 789 and epilogues of the *Chromium browser* binary with the 790 optimized *kpacd* invocations. As this binary is quite large 791 (161.02 MiB executable segment), we need 549.89 ms to patch 792 it. This corresponds to the rate of 3.42 ms/MiB. Extending the 793 patching onto the libraries that link with *Chromium browser*, 794 the patching takes 571.13 ms. Out of those libraries, only 795 *libffmpeg.so* (part of the Chromium package) and *libgnutls.so* 796 (distribution's version) are compiled with ARMv8.3-A PA. All 797 the experiments ran without any changes to the source code 798 and without any crashes or errors. 799

Fig. 6 displays the reached scores for both the benchmarks. The optimized *kpacd*-based instrumentation reduces ⁸⁰¹ the scores by a factor of $4.43 \times$ for the speedometer benchmark ⁸⁰² and by a factor of $3.54 \times$ for the Jetstream benchmark. On ⁸⁰³ the other hand, the *svc* approach reduces the scores by a ⁸⁰⁴ factor of 10.63 and $7.13 \times$ for the speedometer and Jetstream, ⁸⁰⁵ respectively. The Motionmark benchmark shows only minor ⁸⁰⁶ difference between the three browser variants, with a worstcase score reduction of 14.05% for *svc*. ⁸⁰⁸

The results are consistent with the transaction latencies ⁸⁰⁹ measured for this system in Section VI-A, where performing a ⁸¹⁰ system call calculating SipHash PAC has the quadruple latency ⁸¹¹ of an RCSC transaction. The high overall overhead can be ⁸¹² attributed to the fact that the browsers spend significant amount ⁸¹³



Fig. 6. Scores as reported by the Browserbench benchmarks for *libkpac*-instrumented browser. Higher scores are better.

⁸¹⁴ of their time interpreting the JavaScript code. If one of the ⁸¹⁵ interpreter's hot functions is nonleaf and thus authenticates ⁸¹⁶ its return address, this results in a high performance impact ⁸¹⁷ when compared to the CortexSuite and Memcached figures. ⁸¹⁸ However, even with *svc-libkpac*, the browser remains usable ⁸¹⁹ and responsive, which suggests restricting this protection ⁸²⁰ technique for the security-critical applications.

VII. DISCUSSION

General Applicability: Given that the vast majority of 822 823 even recent ARMv8.3 designs do not yet include the PA 824 extensions, its efficient software-based emulation in the kernel 825 will probably be useful for several years but (hopefully) 826 eventually become obsolete. However, the four techniques and 827 their tradeoffs presented in this article for such emulation are 828 not restricted to PA. They could most probably be applied 829 also to the future security/safety-related ISA extensions. The 830 RCSC mechanism is furthermore usable for the easy offloading of any kind of performance- or security-critical service to 831 dedicated core. By its CPU-local page-tables, it provides 832 A 833 seamless integration into multithreaded applications without 834 extra synchronization efforts.

Hardware Costs: Offloading kernel tasks to the dedicated 835 836 cores has been shown to be effective in improving the ⁸³⁷ performance in many settings [29], but to the best of our 838 knowledge not yet as an alternative to a relatively sim-839 ple FPGA-based solution. We consider this as a question 840 of pragmatics. Technically, (i.e., with respect to the HW 841 overhead), the FPGA-based solution is undoubtedly a lot 842 cheaper. However, actual availability and market prices often 843 tell a different story. While SoCs, including an FPGAs are 844 still a development niche, multicore CPUs are prevalent on 845 the market and benefit from competitive pricing and mass 846 production for procurement, the SoC including an extra core ⁸⁴⁷ is often cheaper than the one with the FPGA. Besides, these 848 multicore CPUs are rarely utilized to their full potential due 849 to the limited parallelism within the software. This warrants 850 considering dedicating one or multiple cores to a service like KPAC for increased security or performance or employing 851 852 them instead of an FPGA accelerator. In the end, the question 853 of spending an extra core or not comes down to the actual ⁸⁵⁴ performance cost tradeoff, as developers can always opt for 855 one of the synchronous emulation variants.

VIII. RELATED WORK

Software-Based Pointer Protection: Before ARMv8.3-A PA, ⁸⁵⁷ the idea of adding a cryptographic MAC to the code pointers ⁸⁵⁸ has been explored in a technique called *CCFI* [34]. To keep ⁸⁵⁹ the key secret, CCFI reserves 11 XMM registers on x86- ⁸⁶⁰ 64, which constitutes a change to the ABI, requiring the ⁸⁶¹ recompilation of the program and all its dependencies. Its ⁸⁶² predecessor, *PointGuard* [35] introduces a compiler extension ⁸⁶³ the same address space. Another approach, called *CPI* [36], ⁸⁶⁶ protects pointers by storing them in a secret location along ⁸⁶⁷ with metadata. However, Evans [37] demonstrated an attack ⁸⁶⁸ that is able to bypass CPI and argued that the security ⁸⁶⁹ mechanisms relying on the information hiding are ineffective. ⁸⁷⁰

Compared to these approaches, KPAC maintains higher 871 security guarantees by computing the cryptographic signature 872 in the kernel space, which allows it to reliably hide the secret 873 key from the attackers. 874

Applications of PACs: The ARM PA mechanism is not 875 limited to the return address protection. In the recent years, 876 many CFI mechanisms employing PA codes in the user space 877 have been proposed. Liljestrand et al. [24] have presented 878 several works on this subject. PARTS [24] is an instrumentation 879 framework, which extends the set of protected pointers to the 880 local, global, and static pointers as well as the pointers in C 881 structures. PCan [38] revisits the concept of stack canaries by 882 dynamically generating their value for each function call using 883 PA instructions, eliminating the need to hide their value in 884 memory. PACStack [39] upgrades the return address protection 885 by cryptographically binding its value to all the previous 886 return addresses in the call stack, preventing the pointer reuse 887 attacks. PTAuth [40], PACMem [41], and CryptSan [42] are 888 the sanitizers that detect the spatial and temporal memory 889 bugs by leveraging PACs. Schilling, Nasahl, and colleagues 890 utilize PACs to thwart not only the software but also the fault 891 attacks by 1) ensuring CFI at the basic block granularity [43] 892 and 2) protecting indirect branches by encoding them at 893 compile time and verifying them at run time [44]. The work 894 of Fanti et al. [45] generalizes PA by protecting not only the 895 pointers but all the spilled registers. 896

Given the scarcity of systems with hardware PA, many ⁸⁹⁷ of these works have resorted to emulating PA instructions ⁸⁹⁸ using a rudimentary XOR "encryption" as a proof-of-concept. ⁸⁹⁹ With KPAC, all these PA-based techniques could be seam- ⁹⁰⁰ lessly integrated with our cryptographically secure approaches, ⁹⁰¹ extending the CFI guarantees beyond the backward edge ⁹⁰² protection for the systems without hardware-assisted PA. ⁹⁰³

Dedicated Service Cores: Several other works have explored ⁹⁰⁴ the possibility of dedicating CPU cores of the system for ⁹⁰⁵ some specific service in order to avoid the context switching ⁹⁰⁶ overhead. For example, Lozi et al. [29] replaced lock acquisitions with remote calls to a dedicated core executing a critical ⁹⁰⁸ section and observe the performance increase, attributing it ⁹⁰⁹ to the data locality. The technique of offloading network ⁹¹⁰ packet processing to a separate CPU core has been repeatedly ⁹¹¹ proposed since the early days of consumer grade multicore ⁹¹²

⁹¹³ CPUs [46], [47]. *IsoStack* [48] and *Shenago* [49] imple-⁹¹⁴ ment that kind of network stack and demonstrates significant ⁹¹⁵ performance improvements. A similar technique has also been ⁹¹⁶ successfully applied to speed up virtualization [50], [51].

The novelty of our approach lies in the idea of modifying with the virtual memory layer to present each application thread with the page private to the CPU core it is running on. This forms a framework for the secure communication with the dedicated service core without requiring any synchronization.

922

955

958

IX. CONCLUSION

ARMv8.3-A pointer authentication is a promising CFI mechanism, which is expected to gain more traction in the following years. It provides significant security gains for minimal performance impact, owing to its hardware implementation. However, CPUs implementing this feature are still rare and we face many systems without PA support.

In this work, we explore how PA can be emulated in 929 930 software, while maintaining the low performance overhead. 931 For this, we extended the Linux kernel with a PA service ⁹³² and exposed two communication interfaces for the user appli-⁹³³ cations: 1) the classical synchronous system call and 2) a ⁹³⁴ shared memory page for the asynchronous communication. We also investigated two instrumentation methods for the 935 936 existing applications: 1) statically, by recompiling them with 937 our compiler plugin and (2) in the ARMv8.3-ABI-compatible ⁹³⁸ way, by patching them at load time. In the static case, we 939 employ several heuristics inspired by GCC's stack protector ⁹⁴⁰ feature [13] to limit protection to the vulnerable functions, 941 offering a flexible balance between the performance and 942 security.

We combined all the aspects into a total of eight approaches and evaluated their run-time impact using the CortexSuite benchmarks and the Memcached key-value database. We also assessed the ease of use in the end-user environments by applying our approaches to the *Chromium browser* without recompilation. For the best of our approaches, we observed low overheads: a worst-case run duration increase of 20% for the CortexSuite benchmarks when using *kpacd-strong* and a modest 29% increase in tail latency for the Memcached with *svc-libkpac*.

⁹⁵³ The source code and evaluation artifacts are available at: ⁹⁵⁴ https://github.com/luhsra/kpac

Acknowledgment

The authors thank the anonymous reviewers for their feedback and fruitful comments.

REFERENCES

- [1] Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes: 1–4, Intel, Santa Clara, CA, USA, Apr. 2022.
- [2] T. Garrison (Intel, Santa Clara, CA, USA). Intel CET Answers Call to
 Protect Against Common Malware Threats. 2020, [Online]. Available:
 https://www.intel.com/content/www/us/en/newsroom/opinion/intel-cet answers-call-protect-common-malware-threats.html.
- [3] V. Shanbhogue, D. Gupta, and R. Sahita, "Security analysis of processor instruction set architecture for enforcing control-flow integrity," in *Proc.* 8th Int. Workshop Hardw. Archit. Support Security Privacy, 2019, pp. 1–11, doi: 10.1145/3337167.3337175.
- 969 [4] Arm Architecture Reference Manual for A-Profile Architecture,
 970 Arm Limited, Cambridge, U.K., 2022.

- [5] R. Roemer, E. Buchanan, H. Shacham, and S. Savage, "Return- 971 oriented programming: Systems, languages, and applications," ACM 972 Trans. Inf. Syst. Security, vol. 15, no. 1, pp. 1–34, Mar. 2012, 973 doi: 10.1145/2133375.2133377.
- [6] H. Shacham, "The geometry of innocent flesh on the bone: 975 Return-into-Libc without function calls," in *Proc. 14th ACM Conf.* 976 *Comput. Commun. Security*, New York, NY, USA, 2007, pp. 552–561, 977 doi: 10.1145/1315245.1315313. 978
- [7] T. Bletsch, X. Jiang, V. W. Freeh, and Z. Liang, "Jump-oriented 979 programming: A new class of code-reuse attack," in *Proc. 6th ACM* 980 *Symp. Inf., Comput. Commun. Security*, New York, NY, USA, 2011, 981 pp. 30–40, doi: 10.1145/1966913.1966919.
- [8] T. H. Dang, P. Maniatis, and D. Wagner, "The performance cost 983 of shadow stacks and stack canaries," in *Proc. 10th ACM Symp.* 984 *Inf., Comput. Commun. Security*, Singapore, 2015, pp. 555–566, 985 doi: 10.1145/2714576.2714635. 986
- C. Zou, X. Wang, Y. Gao, and J. Xue, "Buddy stacks: Protecting 987 return addresses with efficient thread-local storage and runtime rerandomization," *ACM Trans. Softw. Eng. Methodol.*, vol. 31, no. 2, 989 pp. 1–37, Apr. 2022, doi: 10.1145/3494516. 990
- [10] C. Zou, Y. Gao, and J. Xue, "Practical software-based shadow stacks 991 on x86-64," *ACM Trans. Archit. Code Optim.*, vol. 19, no. 4, pp. 1–26, 992 Dec. 2022, doi: 10.1145/3556977.
- [11] M. Abadi, M. Budiu, U. Erlingsson, and J. Ligatti, "Control-flow 994 integrity: Principles, implementations, and applications," in *Proc. 12th* 995 *ACM Conf. Comput. Commun. Security*, New York, NY, USA, 2005, 996 pp. 340–353, doi: 10.1145/1102120.1102165. 997
- N. Burow, X. Zhang, and M. Payer, "SoK: Shining light on shadow 998 stacks," in *Proc. IEEE Symp. Security Privacy*, San Francisco, CA, USA, 999 2019, pp. 985–999, doi: 10.1109/SP.2019.00076.
- [13] (GNU project, Boston, MA, USA). Using the GNU Compiler 1001 Collection (GCC), Version 12.1. 2022. [Online]. Available: 1002 https://gcc.gnu.org/onlinedocs/gcc-12.1.0/gcc/ 1003
- [14] "The LLVM project clang 14.0.0 documentation." 2022. [Online]. 1004 Available: https://releases.llvm.org/14.0.0/tools/clang/docs/ 1005
- [15] J. Corbet. "The rest of the 6.6 merge window." Sep. 2023. [Online]. 1006 Available: https://lwn.net/Articles/943245/ 1007
- [16] (Microsoft, Redmond, WA, USA). MWC 2022: The Next Microsoft 1008 Pluton Device + PAC Technology. 2022. [Online]. Available: 1009 https://blogs.windows.com/windowsexperience/2022/02/28/mwc-2022- 1010 the-next-microsoft-pluton-device-pac-technology/ 1011
- [17] G. Serra, P. Fara, G. Cicero, F. Restuccia, and A. Biondi, "PAC-PL: 1012 Enabling control-flow integrity with pointer authentication in FPGA SoC 1013 platforms," in *Proc. 28th IEEE Real-Time Embed. Technol. Appl. Symp*, 1014 2022, pp. 241–253, doi: 10.1109/RTAS54340.2022.00027. 1015
- [18] R. Avanzi et al., "The tweakable block cipher family QARMAv2," 1016 Cryptol. ePrint Arch., IACR, Bellevue, WA, USA, Rep. 2023/929, 2023. 1017
 [Online]. Available: https://eprint.iacr.org/2023/929
 1018
- [19] "Linux 5.0 changelog." 2018. [Online]. Available: https://cdn.kernel.org/ 1019 pub/linux/kernel/v5.x/ChangeLog-5.0 1020
- [20] "ARMv8.3 pointer authentication in xnu." 2021. [Online]. Available: 1021 https://opensource.apple.com/source/xnu/xnu-7195.50.7.100.1/doc/pac. 1022 md 1023
- [21] "Linux 5.7 changelog." 2020. [Online]. Available: https://cdn.kernel.org/ 1024 pub/linux/kernel/v5.x/ChangeLog-5.7 1025
- [22] "Apple pointer authentication guidelines." 2023. [Online]. Available: 1026 https://developer.apple.com/documentation/security/preparing_your_ app_to_work_with_pointer_authentication 1028
- S. Thomas et al., "CortexSuite: A synthetic brain benchmark suite," in 1029 *Proc. IEEE Intl. Symp. Workload Characterization*, 2014, pp. 76–79, 1030 doi: 10.1109/IISWC.2014.6983043.
- [24] H. Liljestrand, T. Nyman, K. Wang, C. C. Perez, J.-E. Ekberg, and 1032 N. Asokan, "PAC it up: Towards pointer integrity using ARM pointer 1033 authentication," in *Proc. 28th USENIX Conf. Security Symp.*, 2019, 1034 pp. 177–194. 1035
- [25] Y. Wang, J. Wu, T. Yue, Z. Ning, and F. Zhang, "RetTag: 1036 Hardware-assisted return address integrity on RISC-V," in *Proc. 15th* 1037 *Eur. Work. Syst. Security*, New York, NY, USA, 2022, pp. 50–56, 1038 doi: 10.1145/3517208.3523758.
- [26] J.-P. Aumasson and D. J. Bernstein, "SipHash: A fast short-input PRF," 1040 in Proc. Int. Conf. Cryptol., 2012, pp. 489–508. 1041
- [27] H. Härtig, M. Hohmuth, J. Liedtke, S. Schönberg, and J. Wolter, 1042
 "The performance of μ-kernel-based systems," in *Proc. 16th ACM* 1043
 Symp. Oper. Syst. Princ., New York, NY, USA, 1997, pp. 66–77, 1044
 doi: 10.1145/269005.266660.
- [28] D. Wentzlaff and A. Agarwal, "Factored operating systems (fos): The 1046 case for a scalable operating system for multicores," ACM SIGOPS Oper. 1047 Syst. Rev., vol. 43, pp. 76–85, Apr. 2009.doi: 10.1145/1531793.1531805. 1048

- 1049 [29] J.-P. Lozi, F. David, G. Thomas, J. Lawall, and G. Muller, "Remote core
- locking: Migrating critical-section execution to improve the performance
 of Multithreaded applications," in *Proc. USENIX Annu. Tech. Conf*,
 2012, p. 6.
- 1053 [30] "Mentier benchmark on Github." RedisLabs. 2024. [Online]. Available:
 1054 https://github.com/RedisLabs/mentier_benchmark
- [31] (StatCounter, Dublin, Ireland). Browser Market Share Worldwide. 2023.
 [Online]. Available: https://gs.statcounter.com/browser-market-share
- 1057 [32] "The chromium project." 2023. [Online]. Available: https://www. chromium.org/Home/chromium-security/memory-safety/
- 1059 [33] "WebKit's browserbenchmarks." 2023. [Online]. Available: https:// 1060 browserbench.org
- 1061 [34] A. J. Mashtizadeh, A. Bittau, D. Boneh, and D. Mazières, "CCFI: Cryptographically enforced control flow integrity," in *Proc. 22nd ACM SIGSAC Conf. Comput. Commun. Security*, New York, NY, USA, 2015, pp. 941–951, doi: 10.1145/2810103.2813676.
- 1065 [35] C. Cowan, S. Beattie, J. Johansen, and P. Wagle, "PointGuardTM:
- Protecting pointers from buffer overflow vulnerabilities," in *Proc. 12th USENIX Security Symp.*, 2003, pp. 90–104.
- V. Kuznetsov, L. Szekeres, M. Payer, G. Candea, R. Sekar, and D. Song,
 "Code-pointer integrity," in *Proc. 11th USENIX Symp. Oper. Syst. Design Implement.*, Broomfield, CO, USA, 2014, pp. 147–163.
- I. Evans et al., "Missing the point(er): On the effectiveness of code pointer integrity," in *Proc. IEEE Symp. Security Privacy*, 2015, pp. 781–796, doi: 10.1109/SP.2015.53.
- H. Liljestrand, Z. Gauhar, T. Nyman, J.-E. Ekberg, and N. Asokan,
 "Protecting the stack with PACed canaries," in *Proc. 4th Work. System Softw. Trusted Execution*, New York, NY, USA, 2019, pp. 1–6,
 doi: 10.1145/3342559.3365336.
- 1078 [39] H. Liljestrand, T. Nyman, L. J. Gunn, J.-E. Ekberg, and N. Asokan,
 "PACStack: An authenticated call stack," in *Proc. 30th USENIX Security Symp*, 2021, pp. 357–374.
- 1081 [40] R. M. Farkhani, M. Ahmadi, and L. Lu, "PTAuth: Temporal memory safety via robust points-to authentication," in *Proc. 30th USENIX Security Symp*, 2021, pp. 1037–1054.
- 1084 [41] Y. Li et al., "PACMem: Enforcing spatial and temporal memory safety via ARM pointer authentication," in *Proc. ACM*1086 SIGSAC Conf. Comput. Commun. Security, 2022, pp. 1901–1915, doi: 10.1145/3548606.3560598.

- [42] K. Hohentanner, P. Zieris, and J. Horsch, "CryptSan: Leveraging 1088 ARM pointer authentication for memory safety in C/C++," in 1089 *Proc. 38th ACM/SIGAPP Symp. Appl. Comput.*, 2023, pp. 1530–1539, 1090 doi: 10.1145/3555776.3577635.
- [43] R. Schilling, P. Nasahl, and S. Mangard, "FIPAC: Thwarting fault-and 1092 software-induced control-flow attacks with ARM pointer authentication," 1093 in *Proc. 13th Int. Work. Constr. Side Channel Anal. Secure Design*, 2022, 1094 pp. 100–124, doi: 10.1007/978-3-030-99766-3_5. 1095
- [44] P. Nasahl, R. Schilling, and S. Mangard, "Protecting indirect 1096 branches against fault attacks using ARM pointer authentication," 1097 in *Proc. IEEE Int. Symp. Hardw. Oriented Security Trust*, 2021, 1098 pp. 68–79, doi: 10.1109/HOST49136.2021.9702268. 1099
- [45] A. Fanti, C. C. Perez, R. Denis-Courmont, G. Roascio, and J. Ekberg, 1100 "Toward register spilling security using LLVM and ARM pointer authentication," *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.*, vol. 41, 1102 no. 11, pp. 3757–3766, Nov. 2022, doi: 10.1109/TCAD.2022.3197511. 1103
- [46] M. Rangarajan, A. Bohra, K. Banerjee, E. V. Carrera, R. Bianchini, and 1104 L. Iftode, "TCP servers: Offloading TCP processing in Internet servers. 1105 Design, implementation, and performance," Dept. Arts Sci. Comput. 1106 Sci., Rutgers Univ., New Brunswick, NJ, USA, Rep. DCS-TR-481, 1107 2002. 1108
- [47] T. Brecht, G. J. Janakiraman, B. Lynn, V. A. Saletore, and 1109 Y. Turner, "Evaluating network processing efficiency with processor 1110 partitioning and asynchronous I/O," in *Proc. EuroSys Conf.*, 2006, 1111 pp. 265–278, doi: 10.1145/1217935.1217961. 1112
- [48] L. Shalev, J. Satran, E. Borovik, and M. Ben-Yehuda, "IsoStack-highly 1113 efficient network processing on dedicated cores," in *Proc. USENIX Annu.* 1114 *Tech. Conf.*, 2010, pp. 1–14, doi: 10.5555/1855840.1855845. 1115
- [49] Α. Ousterhout, J. Fried, J. Behrens, A. Belay, and 1116 H. Balakrishnan. "Shenango: Achieving high CPU efficiency 1117 for latency-sensitive datacenter workloads," in Proc. 16th 1118 USENIX Symp. Netw. Syst. Design Implement., 2019, 1119 pp. 361-378. 1120
- [50] J. Liu and B. Abali, "Virtualization Polling Engine (VPE): Using dedicated CPU cores to accelerate I/O virtualization," in *Proc. 23rd Int. Conf.* 1122 *Supercomput.*, 2009, pp. 225–234, doi: 10.1145/1542275.1542309.
- [51] A. Landau, M. Ben-Yehuda, and A. Gordon, "SplitX: Split 1124 guest/Hypervisor execution on multi-core," in *Proc. 3rd Work I/O* 1125 *Virtualization*, 2011, pp. 1–7. 1126