Toward Precision-Aware Safe Neural-Controlled Cyber–Physical Systems

Harikishan Thevendhriya^(D), Sumana Ghosh^(D), and Debasmita Lohar^(D)

Abstract-The safety of neural network (NN) controllers is ² crucial, specifically in the context of safety-critical applications. 3 Current safety verification focuses on the reachability analysis, 4 considering the bounded errors from the noisy environments 5 or inaccurate implementations. However, it assumes real-valued 6 arithmetic and does not account for the fixed-point quantization 7 often used in the embedded systems. Some recent efforts have 8 focused on generating the sound quantized NN implementations 9 in fixed-point, ensuring specific target error bounds, but they 10 assume the safety of NNs is already proven. To bridge this gap, 11 we introduce Nexus, a novel two-phase framework combining 12 reachability analysis with sound NN quantization. Nexus provides 13 an end-to-end solution that ensures CPS safety within bounded 14 errors while generating mixed-precision fixed-point implemen-15 tations for the NN controllers. Additionally, we optimize these 16 implementations for the automated parallelization on the FPGAs 17 using a commercial HLS compiler, reducing the machine cycles 18 significantly.

¹⁹ *Index Terms*—Cyber–physical system (CPS), quantization, ²⁰ reachability analysis.

21

I. INTRODUCTION

²² M ODERN cyber-physical systems (CPSs) are rapidly ²³ M evolving to handle the complex functionalities in ²⁴ highly dynamic, nonlinear, and uncertain environments. These ²⁵ closed-loop systems are involving neural networks (NNs) ²⁶ as controllers for their flexibility and adaptability. However, ²⁷ deploying NN-controlled systems in safety-critical applica-²⁸ tions like the adaptive cruise control for the cars or airplane ²⁹ collision avoidance systems [1] requires ensuring safety and ³⁰ being optimized for efficiency.

Recent efforts have focused on automatically verifying the safety of NN-controlled systems [2], [3], [4], [5]. These methods consider the NN controllers trained in high-precision floating-point arithmetic on the powerful machines with GPUs emulating the exact real-valued arithmetic. These controllers sense system states at discrete intervals, compute control values, and adjust system dynamics based on ordinary differential equations. The aim of the verification is to estimate safe, reachable states of the system within a finite time, considering the bounded errors from the noisy environments or inaccurate implementations.

Manuscript received 6 August 2024; accepted 9 August 2024. This work was partially supported by funding from KiKIT, the pilot program for Core Informatics of the Helmholtz Association (HGF). This manuscript was recommended for publication by A. Shrivastava. (*Corresponding author: Debasmita Lohar.*)

Harikishan Thevendhriya and Sumana Ghosh are with the Department of Computer Science, Indian Statistical Institute, Kolkata 700108, India (e-mail: harikishants9899@gmail.com; sumana@isical.ac.in).

Debasmita Lohar is with the KASTEL, Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany (e-mail: debasmita.lohar@kit.edu).

Digital Object Identifier 10.1109/LES.2024.3444004

However, directly implementing high-precision floating- 42 point NN controllers on the embedded architectures with 43 the constrained resources is often impractical due to 44 high computation costs or the lack of dedicated floating-45 point co-processors or software-based emulation capabilities. 46 Consequently, these NNs, in practice, are quantized using the 47 low-precision fixed-point arithmetic [6], [7] to optimize the 48 area or latency. It is thus crucial to verify that after quantiza-49 tion, the implementations still satisfy the error bounds derived 50 during the safety verification. Unfortunately, current safety 51 verification methods do not consider the final implementations 52 and thus do not guarantee that the implementations meet the 53 derived error bounds. 54

Various automated quantization approaches exist for NNs. 55 Some adopt uniform precision for all the layers [6], [7], while 56 the others focus on the mixed-precision quantization [10], 57 [11], [12], which has gained more popularity for using dif-58 ferent precisions for different operations or layers, leading to 59 greater resource savings. While most quantization methods 60 dynamically compare the classification accuracy without guar-61 anteeing for all the possible inputs, only the tool Aster [12] 62 generates the sound NN controller implementations that meet 63 predefined error bounds. However, Aster assumes the safety 64 of the NN controllers has been proven within the error 65 bounds. 66

In this letter, we introduce Nexus, a two-phase framework 67 that integrates safety verification with mixed fixed-point quan-68 tization of the NN controllers. We employ a state-of-the-art 69 scalable reachability analyzer POLAR-Express [2] to prove the safety of the closed-loop NN-controlled system in a finite time 71 and adapt it to consider an error for implementations. If the 72 system is proven safe, we then utilize the only existing sound 73 NN quantizer Aster to generate a mixed fixed-point imple-74 mentation guaranteeing the error bound. This implementation 75 can then be compiled using the commercial HLS compilers. 76 Furthermore, Nexus extends the Aster's code generation to 77 produce the code with loops, automatically parallelizable by 78 HLS compilers, thus reducing the latency of the final code. 79 Our evaluation shows that the latencies of the Nexus's code 80 are significantly less than the Aster's for all the seven safe 81 benchmarks that we consider for our experiments. These 82 reductions are particularly high for the three other larger 83 benchmarks with thousands of parameters. 84

Though there is a large body of work on integrating different analyses, our approach is unique, as, to the best of our knowledge, Nexus is the first tool to offer an end-to-end solution for the precision-aware, safe, and NN-controlled CPSs. Our novel extensions also generate parallel code constructs, effectively leveraging the hardware. In summary, this letter makes the following contributions.

An end-to-end method with a prototype tool combining
 the closed-loop safety verification and sound quantiza tion available at https://github.com/harikishants/Nexus.

1943-0671 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. 99



Fig. 1. Overview of Nexus.

- An extended code generation compatible with the commercial HLS compilers for the automated parallelization.
- ⁹⁷ 3) An evaluation on the benchmarks collected from both
- ⁹⁸ the academic and industrial settings.

II. NEXUS: TWO-PHASE FRAMEWORK

Consider an inverted pendulum taken from [1]. The plant 100 ¹⁰¹ state is represented by a four-parameter vector $\bar{\mathbf{x}}$ (horizontal 102 position and velocity of the cart, angular position, and velocity 103 of the pendulum) with the initial conditions $x_1 \in [0.1, 0.11]$, $x_2 = x_3 = x_4 = 0$ and a control input u = 0. The plant 105 dynamics are given by $\dot{x}_1 = x_2, \dot{x}_1 = x_2, \dot{x}_2 = 0.0043x_4 - 0.0043x_4$ 106 $2.75x_3 + 1.94u - 10.95x_2$, $\dot{x}_3 = x_4$, $\dot{x}_4 = 28.58x_3 - 0.044x_4 + 10.95x_2$ $107 4.44u + 24.92x_2$. The safety property requires keeping the ¹⁰⁸ pendulum vertically balanced by maintaining $x_1, x_2, x_3, x_4 \in$ 109 [-0.2, 0.2] for 1 s with a control step size of 0.05 s. The NN ¹¹⁰ controller takes $\bar{\mathbf{x}}$ as input and outputs the control action u. 111 An error bound of 1e - 5 is considered to account for the ¹¹² implementation errors. Our goal is to prove that the system 113 is safe and, if so, generate a controller implementation that 114 satisfies the error.

Fig. 1 provides an overview of Nexus. It begins with the plant dynamics, initial conditions, safety property, and error bound and verifies system safety using the reachability analysis with POLAR-Express [2] under the real arithmetic. If the system is safe, Nexus extracts the max and min values to define the sound ranges of the plant states. Next, these ranges and the error bound are used to quantize the NN controller into a fixedpoint mixed-precision C++ implementation, guaranteeing the error bound with Aster [12]. This approach ensures that Nexus not only proves the system safety but also generates the implementations that maintain the system safety and the error bound. The following sections explain each of these phases in the tail.

128 A. First Phase: Safety Verification

In this phase, we prove safety by simulating the exact 130 or over-approximated reachable sets containing all the pos-131 sible trajectories of the plant. We then verify if any unsafe 132 state can be reached from a given initial state. The under-133 lying reachability analysis tool POLAR-Express iteratively 134 computes functional over approximations of reachable states 135 using a layer by layer propagation of the Taylor model 136 TM(p, I), where p is the polynomial used for approxima-137 tion and I denotes the interval remainder, capturing the 138 over-approximation error (we refer the readers to [2] for 139 more details). While adjusting I ensures the tight over-140 approximations, it does not account for the implementation 141 errors that may arise when quantizing the NN controllers 142 for the resource-constrained embedded platforms using the

Fig. 2. Nexus's code generation.

fixed-point arithmetic. To address this, in Nexus, we add a ¹⁴³ predefined quantization error (ϵ) during the safety verification. ¹⁴⁴ In each step of the reachability analysis, the error ϵ is added to ¹⁴⁵ the remainder *I* of the NN output. Thus, safety analysis is performed considering errors from both the over approximations ¹⁴⁷ of the reachability analysis and code quantization. ¹⁴⁸

If Nexus proves that the system is safe, it extracts ranges 149 (\mathbf{R}_i) for all the plant state variables from the *i*th simulation 150 step by adding *I* to the over-approximated ranges ensuring 151 soundness. From the set of all \mathbf{R}_i for all the plant state 152 variables, Nexus computes the max and min values to generate 153 the sound ranges for these variables, which are the inputs to 154 the NN controller. 155

For the inverted pendulum, Nexus proves that the system is 156 safe for 20 simulation steps, considering the initial conditions 157 and safety property, and generates the following ranges for 158 the plant state variables: $x_1 \in [0.07, 0.11], x_2 \in [-0.05, 0.05], 159$ $x_3 \in [-0.01, 0.00], \text{ and } x_4 \in [-0.12, 0.02].$ 160

B. Second Phase: Sound NN Quantization

In the next phase of Nexus, the goal is to quantize the 162 safe real-valued NN controllers to generate a mixed-precision 163 fixed-point (represented by the total number of bits and the 164 binary point position deciding the number of fractional bits) 165 code that can be run efficiently in embedded systems. 166

Nexus utilizes the ranges of NN input variables from the 167 first phase and the error bound to generate an implementation 168 by solving an optimization problem. This problem aims to 169 minimize the required number of bits for all the variables 170 and constants while adhering to the error bound and avoiding 171 the overflow in fixed-point quantization. Internally, Nexus 172 employs Aster to define and solve this optimization problem 173 (for the detailed constraints, see [12]). If it is impossible 174 to generate an implementation within the maximum allowed 175 number of bits (e.g., 32 bits), Nexus returns an infeasible solu- 176 tion. Otherwise, it generates a complete C++ implementation 177 directly compatible with the commercial HLS compilers, such 178 as Xilinx Vitis HLS [13]. Consequently, an FPGA design can 179 be synthesized, and the simulated running time (or latency) 180 can be obtained in terms of the clock cycles. It is important to 181 note that as Aster can only handle feed-forward DNNs with 182 "linear" and "ReLU" activations, Nexus also operates under 183 the same constraints. 184

For the inverted pendulum, we use the ranges generated in ¹⁸⁵ the first phase and configure Nexus to use a range [10, 32] of ¹⁸⁶ fractional bits for all the variables and an initial error of 2^{-32} . ¹⁸⁷ Nexus successfully generates an implementation for it. ¹⁸⁸

Extended Code Generation: The underlying tool Aster 189 generates implementations with both fully *unrolled* code 190 (where the matrices and vectors are converted into the scalar 191

161

 TABLE I

 BENCHMARK DETAILS (PLANT CONTROLLER SPECIFICATIONS)

benchmarks	#plant-vars	neural con ctrl-step	ntroller spe #hid-lyr	c. #params
InvPend	6	0.05	1	60
MountCar	3	1.00	2	336
SglPend	4	0.05	2	775
DblPendV1	7	0.05	2	825
DblPendV2	7	0.02	2	825
ACC3	10	0.10	3	980
ACC5	10	0.10	5	1,820
ACC7	10	0.10	7	2,660
Unicycle	7	0.20	1	3,500
ACC10	10	0.10	10	3,920
Airplane	19	0.10	3	13,540
TORA	5	1.00	3	20,800

¹⁹² variables) and a *looped* version that keeps the data structures ¹⁹³ intact. However, it does not leverage the inherent parallelism ¹⁹⁴ available in custom hardware like FPGAs. Nexus extends the ¹⁹⁵ vanilla code generation by adding the directives and nested ¹⁹⁶ looped constructs to enable the automated parallelism in the ¹⁹⁷ standard HLS compilers, synthesizing a parallelized hardware ¹⁹⁸ design that reduces the latency. We present the extended ¹⁹⁹ code generation in Fig. 2. In an NN, each layer depends on ²⁰⁰ the previous layer, requiring the serial computation across ²⁰¹ layers. However, within each layer, the computation of each ²⁰² neuron's output is independent and can be parallelized (line 4). ²⁰³ Additionally, the multiplications of weights and inputs within ²⁰⁴ each neuron are independent and can be parallelized (line ²⁰⁵ 5). Thus, Nexus returns a C++ code with nested loops and ²⁰⁶ directives.

We utilized the Nexus's code generation for the inverted pendulum example. Nexus's nested looped code achieved a latency of 14 cycles outperforming the vanilla Aster's unrolled code with 16 cycles and looped code with 18 cycles.

211

III. EXPERIMENTAL EVALUATION

a) Experimental Setup: We used 12 NN controllers from the Aster's benchmark set [12] and collected the respective plant dynamics from the competition at the ARCH workshop from the years 2019 [14] and 2020 [1]. The details of the benchmarks are presented in Table I. All the experiments were done on an Ubuntu 20.04 running on an Intel Core used POLAR-Express (commit 13d42b0) and Aster (commit 2020 2021, and 2020 2021, and 2020 2021, and 2020 2021, system with 3.3 GHz clock speed and 32 GB RAM. We 219 used POLAR-Express (commit 13d42b0) and Aster (commit 2020 2021, and 210 March 2024, respectively. For the FPGA design synthe-222 sis, we employed Xilinx's Vitis HLS [13] (version 2023.2), 223 downloaded on 22 February 2024.

We configured Aster with two settings and two error bounds: 1) A for error 1e - 3 and 2) B for 1e - 5. Setting A initialized the number of fractional bits to 20 (error: 2^{-20}) and setting 127 B to 32 (error: 2^{-32}). Both the settings allowed a max of 32 128 bits, with ranges of fractional bits [5, 32] for setting A and 129 [10, 32] for setting B. A run of Nexus was allocated a 5-hour 130 time budget.

b) Safety Verification and Sound Code Generation: Table II summarizes all the experiments. As expected, more benchmarks (8 out of 12) are safe with the smaller error bound of 1e-5 compared to 1e-3 (7 out of 12). For larger benchmarks

TABLE II SAFETY ANALYSIS (✓: SAFE, ★: UNSAFE, ★: ANALYSIS FAILS), LATENCIES OF SAFE CONTROLLER IMPLEMENTATIONS (INF: TOOL RETURNS INFEASIBLE) AND RUNNING TIMES OF NEXUS

benchmarks	error: safe	1e - 3, s latency	etting A time(s)	error: safe	: 1e – 5, s latency	etting B time(s)
InvPend	1	12	3.15	1	14	3.16
MountCar	×	-	-		25	66.35
SglPend	1	23	5.16	1	27	5.15
DblPendV1	1	26	7.10	\sim	27	6.80
DblPendV2	1	26	5.80	1	28	5.84
ACC3	1	40	10.49	\checkmark	39	10.47
ACC5	1	inf	-	1	63	19.78
ACC7	1	inf	-	\checkmark	inf	-
Unicycle	×	-	-	×	-	-
ACC10	×	-	-	×	_	-
Airplane	×	-	-	X	-	-
TORA	×	-	-	×	-	-

like unicycle, ACC10, high over-approximations in reachability analysis prevented the safety verification. The largest 236 benchmarks, Airplane and TORA, were found unsafe given 237 our initial conditions, safety properties, and error bounds. 238

For benchmarks proven safe in the first phase, we attempted ²³⁹ to generate implementations with the Nexus's code generation. ²⁴⁰ Setting A, starting with a larger initial error (2^{-20}) , is ²⁴¹ expected to report more infeasibility where generating a sound ²⁴² implementation that satisfies both the error bound and the ²⁴³ max bit length is impossible. This was observed for ACC5. ²⁴⁴ For ACC7, Nexus returns infeasible for both the errors due ²⁴⁵ to increasing over-approximation errors with the increasing ²⁴⁶ number of layers. ²⁴⁷

For benchmarks where we could generate implementations, ²⁴⁸ we compiled them for a standard FPGA architecture using ²⁴⁹ Xilinx's HLS and presented the latencies in the clock cycles ²⁵⁰ that the compiler reported for the final hardware implementations. Naturally, the implementations with the error bound ²⁵² 1e - 5 have higher latencies due to the increased number of ²⁵³ bits required to satisfy this smaller error bound compared to ²⁵⁴ the error 1e - 3. ²⁵⁵

We also show the running times in Table II (columns 4 ²⁵⁶ and 7). While time increases with the size of the networks, ²⁵⁷ Nexus took a max of 20s for the largest safe benchmark, ²⁵⁸ ACC5. ²⁵⁹

c) Looped Code Generation: This section compares the ²⁶⁰ Aster's code generation with Nexus's as shown in Table III. ²⁶¹ We refer to the code without parallelization directives as ²⁶² *serial* and the code with directives as *parallel*. We generated ²⁶³ parallel versions of the Aster's unrolled and looped code ²⁶⁴ and the serial version of the Nexus's nested-loop code. The ²⁶⁵ benchmarks presented here are those for which we could ²⁶⁶ generate implementations. ²⁶⁷

Our results show that using the directives in unrolled 268 code does not improve the latencies w.r.t. the serial version 269 due to instruction interdependencies (except for InvPend 270 and DblPend). However, the compiler effectively identified 271 parallelism in the looped and nested-looped versions, signif- 272 icantly reducing the latency compared to the serial versions. 273 Moreover, as expected, unrolled serial implementations have 274 lower latencies, but Nexus's nested-looped parallel implementations outperform them due to efficient parallelization, 276 especially for the larger NNs. 277
 TABLE III

 Comparing Aster's Unrolled Serial and Looped Serial Implementations With Nexus's Optimized Implementations (Nested-Looped Serial and All Parallels) for Automated Parallelization Using Xilinx With Error 1e - 5 and Setting B

bonchmarks	latencies of imple			mentations (cycles)		design synthesis time (s)					nostad	loopod
Deneminal KS	serial	parallel	serial	parallel	serial	parallel	serial	parallel	serial	parallel	serial	parallel
InvPend	16	15	36	18	57	14	27.75	26.84	24.85	25.93	23.41	24.37
MountCar	30	30	92	38	106	25	43.37	43.41	28.33	34.81	24.43	31.32
SqlPend	31	30	122	47	141	27	72.37	72.89	35.30	51.08	24.72	46.16
DblPendV1	32	31	135	50	89	27	77.90	77.34	35.30	51.22	25.46	44.34
DblPendV2	35	34	134	51	90	28	78.97	76.10	36.65	52.63	25.49	43.21
ACC3	58	58	162	65	158	39	94.06	94.64	38.54	59.29	26.26	49.91
ACC5	99	99	273	107	229	63	199.12	191.53	50.34	99.26	33.62	98.23

TABLE IV COMPARING LATENCIES OF ASTER'S AND NEXUS'S IMPLEMENTATIONS FOR LARGER BENCHMARKS (X: XILINX FAILS)

bonobmorks	Aster (serial)	Nexus (parallel)		
Dencimar KS	unrolled	looped	looped	nested-looped	
Unicycle	29	864	265	18	
Airplane	75	510	152	43	
TORA	×	604	186	41	

We also compared the design synthesis times. Our results show that while the serial implementations have shorter synthesis times, the looped versions are faster than the unrolled ones due to the more compact representation of NNs.

To demonstrate the utility of the Nexus's code generation for the larger NNs, we used the second phase of Nexus to generate the code for the three largest unsafe benchmarks with the error 1e - 3 and setting B (setting A was inf due to the large initial error). Generating looped code is crucial for these benchmarks as serial implementations can become too large to compile (e.g., 62K lines of code for TORA). Table IV presents the results. It shows that the Nexus's parallel nested-looped code significantly outperforms the Aster in terms of latency for all the three benchmarks.

292

IV. RELATED WORK

The safety verification of NN-controlled CPSs has attracted significant attention in the recent years. Methods like [2] utilize the Taylor approximation of the NN controller and construct a flowpipe to compute the tight over-approximated reachable sets, while the others [4] convert the controller into una equivalent nonlinear hybrid system, then combine with the plant dynamics to verify the safety properties. Similarly, NN verification is done by approximating it with polynomial [3] or representing it as star sets [5] with approximated error bounds. In the principle, any of these methods could be used for the first phase of Nexus. However, these techniques assume realvalued arithmetic for their safety proofs and do not verify safety after quantization.

Alternatively, there is extensive literature on the quantization of NNs [6], [7], [10], [11], [12], but most techniques have been critical applied to the NN classifiers outside of safetycritical applications. Hence, they are fundamentally different from the sound mixed-precision tuning for the controllers, which is the goal of this letter.

The only work similar in flavour to ours is presented in [16]. Also, they extract a high-level model from the implementation and verify it, whereas we automatically generate the implementation that satisfies the properties of the high-level model.

V. CONCLUSION

316

327

This letter presents a novel, scalable integration of reachability analysis with sound quantization for the NN-controlled CPSs. Our generated implementations show optimization potential in terms of latency, especially for the custom hardware like FPGAs. While we currently focus on the feedforward NN controllers with the ReLU and linear activations due to underlying tool constraints, the future holds promise for further enhancements to Nexus, including support for the nonlinear activations, hybrid controllers, and other networks like CNN.

REFERENCES

- T. T. Johnson et al., "ARCH-COMP₂₂ Category report: Artificial intelligence and neural network control systems (AINNCS) for continuous and hybrid systems plants," in *Proc. ARCH*, 2020, pp. 142–184.
- Y. Wang et al., "POLAR-Express: Efficient and precise formal 331 reachability analysis of neural-network controlled systems," *IEEE 332 Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 43, no. 3, 333 pp. 994–1007, Mar. 2024
- [3] S. Dutta, X. Chen, and S. Sankaranarayanan, "Reachability analysis for neural feedback systems using regressive polynomial rule inference," in *Proc. 22nd HSCC*, 2019, pp. 157–168.
 337
- [4] R. Ivanov, J. Weimer, R. Alur, G. J. Pappas, and I. Lee, "Verisig: 338 Verifying safety properties of hybrid systems with neural network 339 controllers," in *Proc. HSCC*, 2019, pp. 169–178. 340
- [5] H. Tran, F. Cai, M. L. Diego, P. Musau, T. T Johnson, and 341 X. Koutsoukos. "Safety verification of cyber-physical systems with 342 reinforcement learning control," ACM Trans. Embed. Comput. Syst., 343 vol. 18, no. 5s, 2019, pp. 1–22. 344
- [6] S. Gupta, A. Agrawal, K. Gopalakrishnan, and P. Narayanan, "Deep 345 learning with limited numerical precision," in *Proc. 32nd ICML*, 2015, 346 pp. 1–10. 347
- [7] S. Gopinath, N. Ghanathe, V. Seshadri, and R. Sharma, "Compiling 348 KB-sized machine learning models to tiny IoT devices," in *Proc. PLDI*, 349 2019, pp. 79–95.
- [8] A. Kumar, V. Seshadri, and R. Sharma, "Shiftry: RNN inference in 2KB 351 of RAM," ACM Program. Lang., vol. 4, Nov. 2020, pp. 1–30. 352
- [9] E. Park, D. Kim, and S. Yoo, "Energy-efficient neural network accelerator based on outlier-aware low-precision computation," in *Proc. ICSA*, 354 2018, pp. 688–698.
- [10] Z. Song et al., "DRQ: Dynamic region-based quantization for deep ase neural network acceleration," in *Proc. ICSA*, 2020, pp. 1010–1021. 357
- H. Sharma et al., "Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network," in *Proc. ISCA*, 2018, 359 pp. 764–775.
- D. Lohar, C. Jeangoudoux, A. Volkova, and E. Darulova, "Sound 361 mixed fixed-point quantization of neural networks," *ACM Trans. Embed.* 362 *Comput. Syst.*, vol. 22, no.5s, pp. 1–26, 2023.
- [13] "Vitis HLS." AMD. 2023. [Online]. Available: https://www.xilinx.com 364
- [14] D. M. Lopez, P. Musau, H. Tran, and T. T. Johnson, "Verification 365 of closed-loop systems with neural network controllers," *EPiC Ser.* 366 *Comput.*, vol. 61, May 2019, pp. 201–210. 367
- [15] X. Chen, E. Ábrahám, and S. Sankaranarayanan, "Flow*: An analyzer for non-linear hybrid systems," in *Proc. CAV*, 2013, pp. 258–263.
- [16] J. Park, M. Pajic, O. Sokolsky, and I. Lee, "Automatic verification of 370 finite precision implementations of linear controllers," in *Proc. 23rd Int.* 371 *Conf. (TACAS)*, 2017, pp. 153–169.