# Untrusted Code Compartmentalization for Bare Metal Embedded Devices

Liam Tyler<sup>10</sup> and Ivan De Oliveira Nunes<sup>10</sup>

Abstract-Micro-controller units (MCUs) implement the de 2 facto interface between the physical and digital worlds. As 3 a consequence, they appear in a variety of sensing/actuation 4 applications from smart personal spaces to complex industrial 5 control systems and safety-critical medical equipment. While 6 many of these devices perform safety- and time-critical tasks, 7 they often lack support for security features compatible with 8 their importance to overall system functions. This lack of 9 architectural support leaves them vulnerable to run-time attacks 10 that can remotely alter their intended behavior, with potentially 11 catastrophic consequences. In particular, we note that, MCU 12 software often includes untrusted third-party libraries (some of 13 them closed-source) that are blindly used within MCU programs, 14 without proper isolation from the rest of the system. In turn, a 15 single vulnerability (or intentional backdoor) in one such third-16 party software can often compromise the entire MCU software 17 state. In this article, we tackle this problem by proposing, 18 demonstrating security, and formally verifying the implementa-19 tion of UCCA: an Untrusted Code Compartment Architecture. 20 UCCA provides flexible hardware-enforced isolation of untrusted 21 code sections (e.g., third-party software modules) in resource-22 constrained and time-critical MCUs. To demonstrate UCCA's 23 practicality, we implement an open-source version of the design <sup>24</sup> on a real resource-constrained MCU: the well-known TI MSP430. 25 Our evaluation shows that UCCA incurs little overhead and is 26 affordable even to lowest-end MCUs, requiring significantly less 27 overhead and assumptions than the prior related work.

Index Terms—Compartmentalization, embedded systems,
 hardware security, memory protection.

#### I. INTRODUCTION

30

<sup>31</sup> **E** MBEDDED systems have become critical components <sup>32</sup> of many applications, including cyber–physical systems <sup>33</sup> (CPSs) and the Internet of Things (IoT). Normally, these <sup>34</sup> devices feature one or more resource-constrained Micro-<sup>35</sup> Controller Units (MCUs) responsible for interfacing with the <sup>36</sup> physical world (i.e., sensing and actuation). MCUs are often <sup>37</sup> designed to minimize cost, size, and energy consumption. <sup>38</sup> As such, they usually run software in place (physically from <sup>39</sup> program memory) and lack virtual memory and other forms <sup>40</sup> of isolation commonly found in higher-end devices.

Manuscript received 5 August 2024; accepted 10 August 2024. This work was supported in part by the NSF under Award SaTC-2245531. This article was presented at the International Conference on Embedded Software (EMSOFT) 2024 and appeared as part of the ESWEEK-TCAD special issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Liam Tyler.*)

The authors are with the Computing and Information Sciences Ph.D. Program, Rochester Institute of Technology, Rochester, NY 14623 USA (e-mail: lgt2621@rit.edu; ivanoliv@mail.rit.edu).

Digital Object Identifier 10.1109/TCAD.2024.3444691

Due to their budgetary limitations, MCUs are often left 41 vulnerable to run-time exploits [1], [2], [3], [4], [5] (for 42 instance, triggered by buffer overflow vulnerabilities [6], [7]). 43 Run-time attacks allow an adversary to remotely alter the 44 intended behavior of a program during its execution. Without 45 proper isolation, a single run-time vulnerability could give an 46 adversary full control over the device [8], [9]. This can be 47 used to spoof sensor data, bypass safety checks, ignore remote 48 commands, and ignore scheduled task deadlines. For instance, 49 a compromised patient-monitoring system implemented using 50 MCUs could fail to alert medical personnel in case of an 51 emergency [10] or cause a denial of service [11]. Similarly, 52 vulnerable industrial control sensors could be used to run 53 machines at unsafe speeds and damage equipment (e.g., as in 54 the Stuxnet attack [12]). 55

Some MCUs (e.g., in the ARM Cortex-M family [13]) 56 support rudimentary isolation to mitigate run-time attacks. 57 Privilege levels [14], [15] allow the MCU to run software as 58 either privileged or unprivileged. The MCU also restricts how 59 the privileged code can be called. This enables the isolation 60 of privileged code from unprivileged code. Thus, unprivileged 61 run-time vulnerabilities cannot access the privileged function-62 ality. While useful, this mitigation is limited as unprivileged 63 vulnerabilities can still compromise all unprivileged code. Similarly, privileged vulnerabilities can reach all privileged 65 and unprivileged software. Thus, vulnerabilities within a privileged function still result in a full system compromise. 67

Memory Protection Units (MPUs) allow for isolation 68 between the privileged and unprivileged layers and further 69 restrictions within each layer, by enforcing read, write, and 70 execute permissions to a fixed number of memory segments. 71 This allows more restricted compartments within the unprivi-72 leged layer, however, MPUs are configurable by the privileged 73 software. As such, they cannot restrict privileged code, as any 74 compromised privileged code could misconfigure the MPU. 75 To make matters worse, the privileged layer must implement 76 several low-level system functions, including all Interrupt 77 Service Routines (ISRs) and respective drivers [15], [16], 78 Direct Memory Access (DMA) management [17], real-time 79 task scheduling [18], and more. This contributes to a large and 80 complex Trusted Computing Base (TCB) that often relies on 81 multiple untrusted third-party software modules and libraries. 82 MPU-based protection often also requires disabling interrupts 83 for unprivileged software creating a conflict between real-time 84 requirements and security for the MCU software. 85

Motivated by this pressing issue, we propose, design, <sup>86</sup> implement, and formally verify *UCCA*: an Untrusted Code <sup>87</sup>

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

<sup>88</sup> Compartment Architecture. UCCA is a lightweight hardware-89 based memory isolation method that enables the definition <sup>90</sup> of arbitrary-sized memory segments for untrusted code (e.g., 91 third-party software) at device loading time (i.e., whenever 92 physically programmed via USB, J-TAG, etc.). At run-time, 93 UCCA monitors CPU signals to actively prevent malicious 94 behavior within the untrusted sections from escalating to the 95 remainder of the MCU.

Unlike current bare-metal approaches (e.g., MPUs) that 96 97 isolate trusted functionality from the rest of the software, 98 UCCA instead isolates untrusted code. Since, run-time attacks 99 typically originate from well-known code sections (e.g., I/O 100 functions or third-party libraries), untrusted code sections can 101 be identified predeployment. Through isolation, UCCA limits 102 the reach of exploits to their own context. Attempts to 103 obtain similar guarantees with existing hardware lead to large 104 memory and run-time overheads, limits its applicability to <sup>105</sup> unprivileged code only, and may require disabling interrupts <sup>106</sup> preventing asynchronous event handling (see Section III-C for 107 details). In contrast, UCCA can isolate untrusted privileged 108 code (such as drivers) and does not require disabling interrupts 109 to enforce isolation. UCCA also enables finer-grained isolation 110 that can be used jointly with existing hardware to further 111 isolate unprivileged applications from their own untrusted 112 code sections and third-party libraries. UCCA is designed as hardware monitor that runs independently and in parallel 113 a 114 with the MCU core. Therefore, no software (including privi-<sup>115</sup> leged code) can misconfigure UCCA's protections at run-time. 116 Furthermore, UCCA incurs little execution time overhead (for 117 marshaling data into isolated compartments) and maintains 118 support for interrupts. In sum, this article's anticipated contri-119 butions are threefold:

1) Proposal and design of a lightweight hardware-based 120 architecture for isolation of untrusted code sections in 121 resource-constrained MCUs. This prevents the escalation 122 of run-time vulnerabilities to the entire system. UCCA 123 includes support for the isolation of the untrusted inter-124 rupts and untrusted privileged code sections. 125

- 2) Implementation and formal verification of UCCA atop an 126 open-source version [19] of the well-known TI MSP430 127 MCU. UCCA's prototype is publicly available at [20]. 128
- 3) Evaluation of UCCA prototype and comparison to 129 related approaches [21], [22], [23] in terms of hardware 130 overhead. Along with UCCA's open-source release, we 131 implement sample attack programs, that show how their 132 escalation is detected and prevented by UCCA.
- 133

#### II. BACKGROUND

135 A. Scope of MCUs

134

This work focuses on resource-constrained embedded 136 137 MCUs. These are single-core devices, executing instructions 138 physically from program memory (i.e., at "bare metal"), and 139 lacking a Memory Management Unit (MMU) to support vir-140 tual memory. We target these devices because an architecture 141 that is simple and cost-effective enough for the lowest-cost 142 MCUs is adaptable for higher-end devices with higher hard-<sup>143</sup> ware budgets (whereas the reverse is often more challenging). In addition, the relative simplicity of these devices enables 144 us to reason about them formally and verify UCCA security 145 properties. With these premises in mind, we implement our 146 UCCA prototype atop the TI MSP430; a well-known low-end 147 MCU. This choice is also motivated by the availability of an 148 open-source version MSP430 hardware from OpenCores [19]. 149 Nevertheless, UCCA's design and assumptions are generic and 150 should also apply to other MCUs. 151

B. Linear Temporal Logic and Formal Verification

Computer-aided formal verification typically involves three 153 steps. First, the system of interest (e.g., hardware, software, 154 and protocol) is described using a formal model, e.g., a 155 Finite State Machine (FSM). Second, properties that the model 156 should satisfy are formally specified. Third, the system model 157 is checked against these formally specified properties. This can 158 be done via Theorem Proving [24] or Model Checking [25]. 159 We use the latter to verify UCCA's implementation. 160

152

191

We formally specify desired UCCA properties using Linear 161 Temporal Logic (LTL) and implement UCCA hardware as 162 FSMs using the Hardware Description Language (HDL) 163 Verilog [26]. Hence, UCCA's hardware FSM is represented by 164 a triple:  $(\sigma, \sigma_0, T)$ , where  $\sigma$  is the finite set of states,  $\sigma_0 \subseteq \sigma_{165}$ is the set of possible initial states, and  $T \subseteq \sigma \times \sigma$  is the 166 transition relation set, which describes the set of states that 167 can be reached in a single step from each state. 168

To verify the implemented hardware against the LTL speci- 169 fications we use the popular model checker NuSMV [27]. For 170 digital hardware described at Register Transfer Level (RTL) 171 (the case in this work) conversion from HDL to NuSMV 172 models is simple. Furthermore, it can be automated [28] as the 173 standard RTL design already relies on describing hardware as 174 FSMs. LTL specifications are useful for verifying sequential 175 systems. In addition to propositional connectives, conjunction 176 ( $\wedge$ ), disjunction ( $\vee$ ), negation ( $\neg$ ), and implication ( $\rightarrow$ ), 177 LTL extends propositional logic with temporal quantifiers, 178 thus enabling sequential reasoning. Along with the standard 179 future quantifiers, UCCA's verification also uses Past-Time 180 LTL [27], [29] to reason about past system states. Specifically, 181 UCCA formal specifications and respective verification rely on 182 the following LTL temporal quantifiers: 183

- 1)  $\mathbf{X}\phi$  neXt  $\phi$ : holds if  $\phi$  is true at the next system state. <sup>184</sup>
- 2)  $\mathbf{G}\phi$  Globally  $\phi$ : holds if for all future states  $\phi$  is true. 185
- 3)  $\psi \mathbf{W}\phi \psi$  Weak Until  $\phi$ : holds if  $\psi$  is true for at least 186 all states until  $\phi$  becomes true or  $\psi$  is globally true if 187  $\phi$  never becomes true. 188
- 4)  $\mathbf{Y}\phi$  Yesterday  $\phi$  (a.k.a. previous  $\phi$ ): holds if  $\phi$  was 189 true in the previous system state. 190

#### C. Run-Time Exploits and Software Isolation

Run-time software attacks allow an adversary (Adv) to 192 remotely alter the intended behavior of a program. The 193 majority of program instructions execute sequentially, how- 194 ever so-called branching instructions (e.g.,: function calls, 195 returns, if statements, and loops) can alter this sequence. 196 Thus, branching instructions define the program's intended 197 control flow. If certain vulnerabilities are present, Adv can 198

<sup>199</sup> hijack these instructions and change the software's intended
<sup>200</sup> behavior. For example, buffer overflows [6], [7] overrun a
<sup>201</sup> buffer's allocated memory to corrupt adjacent stack memory
<sup>202</sup> and potentially the current function's return address. As such,
<sup>203</sup> Adv can craft malicious oversized buffer inputs, overwrite
<sup>204</sup> return addresses, and force a jump to some Adv-defined
<sup>205</sup> address. Consequently, this leads to well-known attacks, such
<sup>206</sup> as control flow hijacking [30], [31], code injection [32], [33],
<sup>207</sup> and Return Oriented Programming (ROP) [2], [3], [4], [5].
<sup>208</sup> For an overview of run-time software vulnerabilities and their
<sup>209</sup> consequences see [1].

The recurrence of run-time exploits has led to various 210 <sup>211</sup> mitigation (see Section VII). Among them, isolation tech-212 niques are the predominant method to prevent programs 213 from interfering with each other. In particular, they aim 214 to protect a given process from tampering by another 215 malicious/compromised task executing on the same device. 216 Higher-end devices (e.g., general-purpose computers and 217 servers) rely on virtual memory to enforce interprocess iso-218 lation. On these devices, unprivileged processes (typically all 219 processes but the Operating System (OS)) can only stipulate 220 memory accesses via virtual addressing. An MMU in the CPU translates each virtual access to a physical address in real-221 222 time. These translations are only configurable by privileged <sup>223</sup> software (typically the OS). Therefore, as long as the MMU <sup>224</sup> is securely configured, unprivileged processes cannot interfere 225 with each others' control flow, code, or data. Notably, MMU-226 based isolation assumes the OS is vulnerability-free. This 227 implies a large TCB, often including low-level code (i.e., 228 device drivers), and has led to numerous attacks on OS <sup>229</sup> implementations [34], [35], [36].

Regardless of their benefits or shortcomings, the hardware 230 231 cost of virtual memory and MMU-based isolation is pro-232 hibitive for MCUs. Lower-end MCUs often have no support 233 for isolation (e.g., TI MSP430 and AVR ATMega) whereas <sup>234</sup> higher-end MCUs (e.g., some ARM Cortex-M MCUs) feature 235 less expensive MPUs. MPUs are hardware monitors that con-236 figure physical memory regions with different read, write, and 237 execute permissions for privileged and unprivileged software. <sup>238</sup> MPUs can protect security-critical code against tampering by 239 enforcing 1) read-only permissions for critical code sections 240 and 2) data execution prevention for data segments. Similar 241 to MMUs, MPUs are configured by privileged software (e.g., <sup>242</sup> an embedded OS, such as FreeRTOS [18]). Thus, MPUs must <sup>243</sup> also trust the OS, as the OS can freely configure the MPU.

Some higher-end MCUs are also equipped with TrustZone-M [37]. TrustZone is an architectural extension that divides MCU hardware, software, and data into a Secure and environment for security-critical software. The Secure world secure world through secure entry points called from the Nonsecure world through secure entry points called Nonsecure Callables (NSCs). To enable this separation, TrustZone adds new hardware extensions to the MCU. The Secure Attribution Unit (SAU) and Implementation Defined Attribution Unit (IDAU) [38] mark memory as Secure, Nonsecure, and Nonsecure Callable. This assigns the memory to the corresponding world and marks it as an NSC, respectively. The IDAU defines a base memory configuration that SAU can overwrite to elevate their definitions. While the SAU and IDAU divide memory between two worlds, <sup>258</sup> they do not provide further separation within each world nor <sup>259</sup> prevent vulnerabilities in the Secure world from compromising <sup>260</sup> the Nonsecure world. As such, the SAU and IDAU enforce <sup>261</sup> configurations defined by an additional level of privilege. <sup>262</sup>

We note that, the premise of the existing controls is that 263 security-critical sections can be determined a priori. UCCA 264 (this work) is rooted in the different and complementary 265 premise that untrusted code segments, i.e., those more likely 266 to contain software vulnerabilities can also be enumerated 267 a priori. We stress that this does not require that UCCA 268 pinpoints/identifies vulnerabilities themselves (a much harder 269 task) but rather allows for defining "less trusted" code sections. 270 As discussed earlier, run-time attacks typically originate from 271 well-known code sections, e.g., low-level I/O manipulation 272 exposed to malformed/malicious inputs and third-party (often 273 closed-source) code. Thus, these components are good can- 274 didates for compartmentalization in UCCA. Once untrusted 275 code segments are defined. UCCA prevents attacks in these 276 regions (if any) from escalating to the remainder of the system. 277 Therefore, UCCA can work in tandem with existing hardware 278 to not only protect security-critical code from the rest of the 279 MCU software but also ensure that likely vulnerable code 280 segments, if/when exploited, cannot escalate to the rest of the 281 system. Importantly, UCCA's design allows isolation within 282 privileged software for increased protection even against priv- 283 ileged vulnerabilities. 284

#### III. UCCA OVERVIEW

UCCA is a hardware monitor that isolates untrusted code 286 compartments (UCCs) from the rest of the system. What 287 constitutes untrusted code varies with application domains 288 and developer-defined security policies. As such, UCCs are 289 flexible to allow for different isolation cases. UCCs contain 290 executables and are defined by their first and last addresses 291 in physical memory; namely UCCmin and UCCmax (recall 292 from Section II-A that MCUs execute instructions in-place, 293 physically from program memory). UCC locations in memory 294 are configurable and can have arbitrary size. All UCC defini- 295 tions (( $UCC_{min}$ ,  $UCC_{max}$ ) pairs) are stored in a reserved and 296 protected part of physical memory denoted the "Configuration 297 Region" (CR). Their values are loaded to CR when the MCU 298 is physically programmed/flashed and UCCA prevents CR 299 from being overwritten at run-time. Thus, once defined, UCCs 300 cannot be changed or disabled by any software. 301

To isolate each *UCC*, *UCCA* monitors CPU signals to  $_{302}$  enforce two properties, Return and Stack Integrity. Return  $_{303}$  integrity prevents invalid returns (as well as any other malicious jumps) from *UCCs*. Whenever execution enters a *UCC*,  $_{305}$ *UCCA* saves a copy of the return address. Then, when *UCC*  $_{306}$  finishes running, *UCCA* enforces that execution returns to this  $_{307}$  previously saved value. This prevents any control flow attacks  $_{308}$  within *UCC* from escalating to the rest of the system. Stack  $_{309}$  integrity creates an isolated stack frame for each *UCC*. This  $_{310}$  isolated frame allows code within *UCC* to write to the stack  $_{311}$  and heap while preventing modifications to stack memory  $_{312}$  belonging to functions external to *UCC*. Stack integrity also  $_{313}$  ensures the stack pointer is properly set when returning from  $_{314}$ 

285

<sup>315</sup> *UCC*. This stops attempts to corrupt data in use by other <sup>316</sup> functions in the same device.

Despite these restrictions, UCCs remain interruptable. If a 317 318 UCC is interrupted, UCCA loosens return integrity to allow 319 execution to jump to the associated ISR. Once outside the UCC, stack integrity is disabled allowing the interrupt to edit 320 the stack as needed. While interrupted, UCCA maintains the 321 saved return address and isolated stack frame. Then, when 322 323 execution returns to UCC, return and stack integrity are re-324 enforced. A malicious interrupt could abuse this behavior to 325 break UCCA's protections. Nonetheless, UCCA allows any 326 untrusted ISR to also be confined within a dedicated UCC 327 thus preventing control flow and stack tampering that could 328 otherwise originate from the malicious ISR. While isolated, 329 these ISRs remain interruptable allowing for nested interrupts. If either of the aforementioned rules are violated, UCCA 330 <sup>331</sup> triggers an exception, preventing UCC execution from con-<sup>332</sup> tinuing. Since, our prototype MCU, the MSP430, treats all 333 exceptions with a device reset, we use the same mechanism. <sup>334</sup> However, other types of (software-defined) exception handling 335 are also possible. While resetting the device can impact  $_{336}$  availability, any  $\mathcal{A}dv$  can already use run-time attacks to force 337 device resets (e.g., by jumping to an invalid address among 338 other exceptions). Thus, UCCA's exception handling does not  $_{339}$  provide Adv with more capabilities than already available.

# 340 A. Adversary (Adv) Model

We assume an Adv that attempts to fully compromise 341 342 the MCU software state. We assume that one or more UCC 343 resident programs contain vulnerabilities that enable control <sup>344</sup> flow hijacks, ROP, and code injection attacks. Code external 345 to UCCs is assumed to be benign. We emphasize that being 346 privileged does not imply being trusted. Thus, risky privileged 347 code can be defined as untrusted in UCCA. Adv's goal is exploit UCC-resident and vulnerable code to compromise 348 to 349 (otherwise benign) code outside UCCs, by tampering with 350 its control flow, program memory, or data. In other words, Adv aims to escalate a UCC-resident vulnerability to com-351 <sup>352</sup> promise the rest of the system. Physical/hardware tampering 353 attacks are out of the scope of this article. In particular, we  $_{354}$  assume that Adv cannot modify/disable the physical hardware, 355 induce hardware faults, or bypass UCCA formally verified 356 hardware-enforced rules. Protection against physical Adv and 357 hardware-invasive attacks is considered orthogonal and can 358 be obtained via physical access control and standard tamper-<sup>359</sup> resistance techniques [39].

#### 360 B. UCCA Architecture

Fig. 1 depicts *UCCA*'s architecture. *UCCA* adds a new hardware monitor, denoted HW-Mod to the underlying MCU. *UCCA* also reserves a dedicated region in memory to store *UCC* configurations, i.e., *CR*. *CR* stores the address of each region's first and last instruction. The size of *CR* varies with the number of simultaneous *UCCs* supported. HW-Mod memory. To detect violations, HW-Mod also monitors six additional signals from the MCU's core:



Fig. 1. UCCA hardware architecture illustrating one UCC.

TABLE I UCCA NOTATION

Notation	Description
UCC	Untrusted Code Compartment: An untrusted memory region
$UCC_{min}$	The address of the first instruction of UCC
$UCC_{max}$	The address of the final instruction of UCC
CR	Configuration Region: Protected memory region that stores
	$UCC_{min}$ and $UCC_{max}$ for each $UCC$
PC	The current value of the Program Counter
$D_{addr}$	The memory address accessed by an MCU memory access
$W_{en}$	A 1-bit signal set when the MCU is writing to memory
SP	The memory address of the current top of the stack
$IRQ_{jmp}$	A 1-bit signal set if a jump to an interrupt is occurring
ISR	An Interrupt Service Handler executed for a given interrupt
$OP_{ret}$	The return address of call, interrupt, and exec instructions
reset	A 1-bit signal indicating a violation occurred and resetting the MCU
$reset_{ucca}$	A copy of the reset signal used by each sub-module
$RET_{exp}$	The expected return address of UCC saved by UCCA
BP	The address of the bottom of UCC's isolated stack frame

- 1) The program counter (PC), containing the address of the 370 currently executing instruction. 371
- 2) The data address access signal  $(D_{addr})$ , containing the <sup>372</sup> memory address accessed by the current instruction (if <sup>373</sup> any). <sup>374</sup>
- 3) The write enable bit  $(W_{en})$ , indicating if the current <sup>375</sup> memory access (if any), is a write access. <sup>376</sup>
- 4) The stack pointer (SP), indicating the memory address 377 of the last data element added to the stack. 378
- 5) The interrupt jump bit (IRQ<sub>jmp</sub>), indicating if a jump to 379 an ISR is occurring. 380
- The operation return (OP<sub>ret</sub>), containing the return <sup>381</sup> address saved when call, interrupt, or exec instructions <sup>382</sup> occur.

If a violation of *UCCA* properties occurs, a 1-bit *reset* output 384 signal is set. This signal resets the MCU core immediately, i.e., 385 before executing the following instruction. As noted earlier, we 386 treat violations with resets for simplicity but software-based 387 exception handling is also possible. HW-Mod runs in parallel 388 with the MCU core to monitor these values for each executed 389 instruction. Table I summarizes these signals and the notation 390 used in the remainder of this article. 391

HW-Mod is composed of multiple submodules that enforce  $_{392}$  different *UCCA* properties. The *CR* Integrity submodule  $_{393}$  protects *CR* (which stores *UCC* definitions) from being over-  $_{394}$  written at run-time. The Return Integrity submodule enforces  $_{395}$  correct returns from *UCCs*. The Stack Integrity submodule  $_{396}$  prevents a *UCC* from corrupting the stack pointer or over-  $_{397}$  writing external data in the MCU stack. Finally, the UCC  $_{398}$  State submodule determines whether a *UCC* is executing. This  $_{399}$  state is used by the Return and Stack Integrity submodules.  $_{400}$ 

<sup>401</sup> A dedicated instance of the UCC State, Return Integrity, and <sup>402</sup> Stack Integrity submodules is required for each isolated *UCC*.

#### 403 C. UCCA Versus Existing Hardware

As discussed in Section I, some MCUs have MPU support to protect memory regions. Therefore, a natural path to obtain untrusted code compartmentalization is with this existing vor support. Current MPUs enable the configuration of read, write, and execute permissions for up to 16 physical memory regions [40]. These permissions are further split for privileged and unprivileged software, however, unprivileged code cannot have more permissions than privileged code [15], [40].

To isolate untrusted code, the MPU must first separate the 412 413 untrusted code from the rest of the program. This can be done 414 by setting the untrusted code as unprivileged and the remainder 415 of the binary as privileged. Then, the privileged code can be 416 marked executable in privileged mode while the unprivileged 417 (untrusted) code is executable in both contexts. This allows 418 the application to freely call the untrusted code but prevents 419 the untrusted code from jumping back into the rest of the 420 binary. However, this does not prevent untrusted code from accessing other untrusted regions. As all untrusted code is 421 422 unprivileged and executable by unprivileged code, independent 423 untrusted segments can freely call each other, preventing 424 isolation between untrusted regions. Similarly, the remainder 425 of the application is now privileged. As privileged code can 426 overwrite the MPU (and other system-level) configurations, 427 this greatly increases the system's TCB. Also as the MPU 428 only supports two privilege levels, isolating untrusted code 429 prevents the MPU from isolating security-critical system code 430 from applications in general.

While this model achieves isolation of untrusted code, it 431 432 also prevents its execution outright. Since, untrusted code 433 is unprivileged it cannot jump back into the now privileged 434 application, thus execution cannot return from the untrusted 435 region. Remedying this requires an "exit region" to handle 436 these transitions. This privileged region needs to be executable 437 to unprivileged (untrusted) code and all unprivileged return 438 instructions must be instrumented to jump to the exit region. The exit region must also enforce return integrity. However, this 439 440 requires saving the return address when calling untrusted code. As such, all branch instructions that could call untrusted code 441 442 (including all dynamic branches) must also be instrumented. For stack integrity, the MPU must define another region 443 444 around the current stack when entering an untrusted region 445 and mark it as read-only to unprivileged code. Moreover, the 446 MPU would also need to maintain a shadow stack [41], [42] 447 of return addresses and protected stack definitions otherwise 448 when untrusted regions call each other, the current return 449 address and protected stack region would be overwritten, re-450 exposing the system to an attack.

<sup>451</sup> Due to these requirements, implementing a single MPU *UCC* <sup>452</sup> would require at least four MPU regions. It also requires heavy <sup>453</sup> binary instrumentation and dynamic MPU reconfiguration <sup>454</sup> leading to increased run-time overheads. Isolating multiple <sup>455</sup> regions further requires the implementation of a shadow stack. <sup>456</sup> MPU-based *UCCs* would also require disabling interrupts when executing *UCC*-resident code. Otherwise, *A*dv could leverage 457 interrupts to break isolation as they are privileged [43]. Thus, 458 MPU-based untrusted code isolation results in large run-time 459 and storage overheads as well as precludes applications' realtime response to asynchronous events. 460

One could also attempt to port TrustZone controls into 462 an untrusted code isolation mechanism. However, similar to 463 the MPU case, this would also have many limitations. A 464 TrustZone-based implementation would require all untrusted 465 code to be in the Nonsecure world, while the rest of the 466 application would execute in the Secure world. This would 467 greatly increase the Secure world TCB. Similarly, this configu- 468 ration would prevent TrustZone from isolating security-critical 469 code from the rest of the application. Again similar to 470 MPU, TrustZone cannot mutually isolate different untrusted 471 code sections alone. Instead, TrustZone-equipped MCUs often 472 work alongside an MPU to provide further separation within 473 each world. However, this requires the MPU be reconfigured 474 between worlds, increasing the system's run-time overhead. 475 Similarly, all calls to and returns from (including interrupts) 476 untrusted code will require execution to change worlds. This 477 requires a context switch where the Secure world's state is 478 saved/restored and the MPU configuration is updated before 479 execution continues. Along with this, any Secure world data 480 passed to untrusted code must be marshaled (copied) to the 481 Nonsecure world and any results must be marshaled back. All 482 this saving, copying, and configuring greatly increases the run- 483 time overhead of the system. 484

# IV. UCCA DETAILS: FORMAL SPECIFICATION AND VERIFIED IMPLEMENTATION 486

We now discuss *UCCA* in detail. Our discussion focuses on 487 a single *UCC* as multiple *UCCs* are obtained by simply instantiating multiple units of the same hardware modules (one per 489 additional *UCC*). To formally verify *UCCA*'s implementation, 490 we formalize each of *UCCA*'s security properties using LTL. We 491 then design FSMs to enforce these requirements. The individual 492 FSMs are implemented in Verilog HDL and combined into one 493 Verilog design for HW-Mod (as shown in Fig. 1). Finally, HW-Mod and each submodule are automatically translated to the 495 SMV model checking language [44], using Verilog2SMV [28]. 496 The resulting SMV models are checked against all required 497 LTL specifications, using the NuSMV model checker [27], to 498 produce a proof of the correctness of *UCCA*'s implementation 499 with respect to the LTL. 500

*UCCA* modules are implemented as mealy FSMs (where 501 outputs change with the current state and current inputs). Each 502 FSM has one output: a local *reset*. *UCCA*'s output *reset* is 503 given by the disjunction (logic *or*) of the local *reset*-s of 504 all submodules. Thus, a violation detected by any submodule 505 causes *UCCA* to trigger an immediate MCU reset. To ease 506 presentation, we do not explicitly represent the value of the 507 *reset* output in our FSMs. Instead, we define the following 508 implicit representation: 509

- 1) reset is 1 whenever an FSM transitions to the Reset state; 510
- 2) reset remains 1 until transitioning out of the Reset state; 511
- 3) *reset* is 0 in all the other states.

$\mathbf{G}: \{reset \implies [(\neg(PC \in UCC) \land (\mathbf{X}(PC) \in UCC) \implies (\mathbf{X}(RET_{exp}) = OP_{ret}) \lor reset) \mathbf{W}(PC \in UCC)]\}$	(2)
$\mathbf{G}: \{\neg (PC \in UCC) \land (\mathbf{Y}(PC) \in UCC) \land \neg \mathbf{Y}(IRQ_{jmp}) \implies [(\mathbf{X}(PC) \in UCC \implies (\mathbf{X}(RET_{exp}) = OP_{ret}) \lor reset) \mathbf{W}(PC \in UCC)]\}$	(3)
$\mathbf{G}: \{ (PC \in UCC) \land \neg (\mathbf{Y}(PC) \in UCC) \implies [((\mathbf{X}(RET_{exp}) = RET_{exp}) \lor reset) \mathbf{W}(\neg (PC \in UCC))] \}$	(4)
$\mathbf{G}: \{\neg (PC \in UCC) \land (\mathbf{Y}(PC) \in UCC) \land \mathbf{Y}(IRQ_{jmp}) \land \neg \mathbf{Y}(reset) \implies [(\mathbf{X}(RET_{exp}) = RET_{exp})\mathbf{W}((PC \in UCC) \lor reset)]\}$	(5)
$\mathbf{G}: \{\neg reset \land (PC \in UCC) \land \neg (\mathbf{X}(PC) \in UCC) \land \neg IRQ_{jmp} \implies (\mathbf{X}(PC) = RET_{exp}) \lor \mathbf{X}(reset)\}$	(6)

Fig. 2. Return integrity module LTL specifications.

<sup>513</sup> Note that, all FSMs remain in the *Reset* state until PC = 0, <sup>514</sup> which signals that the MCU reset routine is finished.

# 515 A. Defining Isolated UCCs

Each UCC is defined by the first and last addresses of 516 517 its code: UCC<sub>min</sub> and UCC<sub>max</sub>, respectively. They mark the 518 untrusted executable's location in memory. While UCC can 519 have arbitrary size, the smallest unit of code UCCA can  $_{520}$  isolate is a single function, where  $UCC_{min}$  and  $UCC_{max}$ are the addresses of the first and last instruction in the 521 522 function, respectively. Attempts to isolate smaller regions (i.e., 523 partial functions) would result in return integrity violations. 524 Also, UCCs should not partially overlap, since each UCC is 525 an independent code section. As such, partially overlapping 526 regions would again cause return integrity violations. While 527 partially overlapping UCCs are invalid, UCCA allows nested 528 UCCs. Nested UCCs support different levels of distrust within 529 an untrusted compartment, further constraining vulnerabilities 530 within the inner UCC from spreading to the outer region. 531 Similarly, each UCC must be self-contained, i.e., include 532 the untrusted code and its dependencies (such as callback <sup>533</sup> implementations it relies upon). All other/trusted code should <sup>534</sup> remain outside UCC limiting its exposure to the potentially 535 vulnerable code within UCC.

#### 536 B. Integrity of UCC Boundaries

<sup>537</sup> UCC<sub>min</sub> and UCC<sub>max</sub> can vary depending on the <sup>538</sup> untrusted executable being compartmentalized. During cross-<sup>539</sup> compilation/linking, appropriate UCC values are determined <sup>540</sup> and stored in CR at load time. At run-time, UCCA uses the <sup>541</sup> values stored in CR to monitor the execution of UCC-resident <sup>542</sup> code. To prevent Adv from altering UCC<sub>min</sub> and UCC<sub>max</sub> at <sup>543</sup> run-time (effectively disabling UCCA), UCCA's CR integrity <sup>544</sup> submodule ensures CR is immutable. CR integrity is defined <sup>545</sup> in LTL specification 1 which states that at all times (**G** LTL <sup>546</sup> quantifier) UCCA sets reset = 1 if an attempt to write to CR <sup>547</sup> is detected. Attempts to write to CR are captured by checking <sup>548</sup> if the W<sub>en</sub> bit is set while the D<sub>addr</sub> signal points to a location <sup>549</sup> within CR reserved memory. This ensures that UCC definitions <sup>550</sup> cannot be changed at run-time

$$\mathbf{G} : \{ [(D_{\text{addr}} \in CR) \land W_{en}] \implies \text{reset} \}.$$
(1)

The CR integrity FSM is formally verified to adhere to 553 LTL specification 1. Due to its relative simplicity, we do not 554 visualize the FSM. The FSM has two states: *Run* and *Reset*. 555 The *Run* state represents the MCU's normal operation. If an 556 attempt to write to *CR* is detected the state transitions to *Reset*. 557 The FSM remains in this state until the reset process has been completed (indicated by having PC = 0) at which point the 558 FSM transitions back to the *Run* state. 559

## C. Enforcing UCC Return Integrity

560

Return integrity prevents control flow attacks within *UCC* <sup>561</sup> from escalating to the rest of the system by ensuring that *UCC* <sup>562</sup> returns to the correct address (disallowing any jumps from <sup>563</sup> within *UCC* to an invalid external location). Since, *UCC* has <sup>564</sup> to isolate at least one function, execution must enter *UCC* <sup>565</sup> through a call or interrupt (irq) instruction and leave through <sup>566</sup> a return instruction. *UCCA* leverages this behavior to provide <sup>567</sup> return integrity, by saving the correct return address internally <sup>568</sup> (RET<sub>exp</sub>) when *UCC* is called. Then, when execution returns <sup>569</sup> from *UCC*, *UCCA* checks that the actual return address <sup>570</sup> matches RET<sub>exp</sub>. Fig. 2 depicts the LTL specifications defined <sup>571</sup> to enforce return integrity. <sup>572</sup>

*UCCA* saves the return address rather than protecting its <sup>573</sup> value on the stack as return instructions assume that the <sup>574</sup> return address is at the top of the stack when called. In <sup>575</sup> benign circumstances, this holds as data on the stack is freed <sup>576</sup> ("popped") before a return. However, as *UCC* is assumed to be <sup>577</sup> vulnerable, execution can jump directly to a return instruction <sup>578</sup> bypassing the required "pops." Thus, protecting the return <sup>579</sup> address alone would not prevent this type of attack. <sup>580</sup>

To check that UCC returns to the correct location, UCCA 581 must first save the correct return address. LTLs 2 and 3 specify 582 how RET<sub>exp</sub> is saved. Both statements stipulate that when 583 execution enters UCC, UCCA sets  $RET_{exp}$  to the correct return 584 address (OPret) otherwise the device is in an invalid state 585 (reset). Whether the execution is entering UCC is determined 586 by the current and next PC values. The next value of PC 587 is represented using the LTL neXt operator X(PC). If the 588 current value of PC is outside UCC and X(PC) is within UCC, 589 execution is entering UCC. OPret is the correct return address 590 as OPret is the return address written to the stack by the 591 MCU core. Both statements are also conditioned on W( $PC \in 592$ UCC). This states that this RET<sub>exp</sub> saving behavior is true 593 until execution enters UCC (or always true should execution 594 never enter UCC). In other words, this behavior is only true 595 for the next execution of UCC. While both specifications 596 are similar, LTL 3 states that when UCC finishes executing, 597 the correct return address is saved the next time execution 598 enters UCC. Whether the execution of UCC is finished is 599 determined by the current and previous values of PC and 600 the previous value of IRQ<sub>imp</sub>. Previous values are represented 601 using the LTL Yesterday operator (i.e., Y(PC)). The IRQ<sub>imp</sub> 602 signal indicates if a jump to an ISR is occurring. If PC was 603 previously within UCC and is now outside UCC, execution 604 has left UCC. If execution left UCC (and this was not due to 605

<sup>606</sup> an interrupt:  $\neg Y(\text{IRQ}_{jmp})$ ), then *UCC* has finished executing. <sup>607</sup> Since, this statement conditions the next execution of *UCC* <sup>608</sup> on the previous iteration, it guarantees that the correct return <sup>609</sup> address is saved every time *UCC* is called, except for its first <sup>610</sup> execution. Instead, LTL 2 ensures the proper return address <sup>611</sup> is saved for this initial execution. LTL 2 states that after a <sup>612</sup> device reset, the next time execution enters *UCC*, OP<sub>ret</sub> is <sup>613</sup> saved to RET<sub>exp</sub>. *UCCA* always initializes in a reset condition. <sup>614</sup> As such, at boot, this statement also applies. Taken together, <sup>615</sup> LTL statements 2 and 3 ensure that RET<sub>exp</sub> stores the correct <sup>616</sup> value whenever *UCC* is called.

Once saved, RET<sub>exp</sub> must remain fixed until UCC finishes 617 618 executing to ensure that return integrity only allows valid 619 return addresses. Thus, RET<sub>exp</sub> is immutable while executing 620 UCC. This property is defined in LTL 4. Entrance to UCC 621 is again determined using the current and previous value of 622 PC. If PC is currently within UCC and the previous value was 623 outside UCC, then execution has just entered UCC. RET<sub>exp</sub>'s 624 immutability is captured by checking that the current value 625 of RET<sub>exp</sub> always matches the next (X(RET<sub>exp</sub>)) while within 626 UCC (W( $\neg$ (PC  $\in$  UCC))). However, UCC is interruptable so ensure that RET<sub>exp</sub> remains correct, RET<sub>exp</sub> must also be 627 628 immutable across interrupts. LTL 5 describes this behavior and states that, when execution leaves UCC due to an interrupt and 629 the device is not resetting  $(\neg Y(reset))$ , RET<sub>exp</sub> is immutable 630 until execution of UCC resumes, or until a device reset 631 occurs. Added together these two specifications ensure that 632 633 once execution of UCC begins, RETexp cannot change until it 634 finishes or the device resets.

Finally, return integrity is described in LTL 6. This specification states that when execution exits *UCC* (not due to an interrupt), an exception (reset) is triggered unless the actual and saved return addresses match. Unlike specifications 3 and 5, exiting a region is detected using the current and next value of PC. Specifically, execution is exiting the region if PC set is currently in *UCC* and the *X*(PC) is outside *UCC*. Due to  $^{642}$  this, *X*(PC) is the actual value of the return address. Therefore,  $^{643}$  *UCCA* compares RET<sub>exp</sub> to *X*(PC) and sets *reset* = 1 if a  $^{644}$  violation is detected.

Fig. 3 depicts the Verilog FSM implemented by the return 645 646 integrity submodule and formally verified to simultaneously 647 adhere to LTL specifications 2-6. The FSM defines four states: Out, 2) In, 3) IRQ, and 5) Reset. Out represents when PC is 648 1) outside of UCC. Once execution enters UCC ( $PC \in UCC$ ), the 650 FSM transitions to In. While executing UCC, the FSM remains 651 in the In state. If an interrupt occurs while within UCC, the 652 FSM transitions to the *IRQ* state. If execution has just entered 653 UCC when an interrupt occurs, it is also possible for Out to 654 transition directly to the IRQ state. IRQ represents when UCC 655 has been interrupted. While in IRQ, RET<sub>exp</sub> is maintained. 656 IRQ transitions back to the In state once UCC resumes. When 657 the execution leaves UCC ( $\neg(PC \in UCC)$ ) (not due to an 658 interrupt), if execution returns to the expected memory address  $_{659}$  (PC = RET<sub>exp</sub>) it is a valid return and the FSM transitions 660 to the Out state. Otherwise, a violation of return integrity has occurred and the FSM transitions to the Reset state. Once the 662 reset routine is completed, the FSM transitions to the Out 663 state. For synchronization, Out, In, and IRQ also transition

otherwiseRese $PC = 0 \land$   $\neg (PC \in UCC)$  $set_{ucca} = 1$  $(reset_{need})$ = 1 $\neg (PC \in UCC)$  $\dot{\neg}IRQ_{jmp}$  $PC = 0 \land PC \in UCC$  $PC = Ret_{exp})$ otherwi otherwise $IRQ_i$ Oui IRQ PC $\in UCC$  $(PC \in UCC)/$  $\neg IRQ_{jmp} \land PC = Ret_{exp}$ otherwise  $PC \in UCC \land IRQ_{jmp}$ 

Fig. 3. Verified FSM for return integrity.

to *Reset* if a violation occurs in another module or *UCC*  $_{664}$  (reset<sub>*ucca*</sub> = 1).  $_{665}$ 

#### D. UCC Entry and Exit Points

Despite being untrusted, *UCCA* allows execution to enter 667 and exit *UCC* at/from any instruction in the region. This is 668 because *UCCA* prevents attacks within *UCC* from escalating 669 to the remainder of the system. To that end, in terms of control 670 flow integrity (CFI), it suffices to ensure that the *UCC* caller 671 code resumes correctly. As *UCC*-resident code is untrusted 672 (e.g., third party libraries), *UCCA* does not enforce properties 673 regarding its internal behavior. By allowing arbitrary entry and 674 exit points, multiple functions can be isolated by a single *UCC* 675 and all remain directly callable by external code. 676

#### E. Protecting Stack Data Outside UCC's Frame

Return integrity prevents escalation of attacks, such as 678 control flow hijacking and ROP. However, *UCC*-resident code 679 may still attempt to escalate data-flow attacks [45], [46], [47] 680 that overwrite data on the stack or create a malicious stack. 681 Editing the stack has no immediate effect on a program's control flow. Therefore, return integrity is not violated. However, 683 as a program's behavior depends on its variables, editing stack 684 data could still compromise execution integrity. 685

To prevent data-flow attacks, UCCA creates an isolated stack 686 frame for UCC. Stack frames are a memory management 687 technique that segments the stack into different sections cor- 688 responding to different function calls [6]. To define a frame, 689 UCCA stores the initial stack pointer (SP) of the previous 690 instruction when entering UCC. Since, execution enters UCC 691 through either a call or interrupt, UCCA saves SP before the 692 return address is pushed to the stack. We use this value for the 693 base of the UCC's frame for multiple reasons. First, this value 694 separates non-UCC and UCC data. As no UCC-resident code 695 has been executed yet, all UCC data will be written above this 696 value. Second, this value is what SP should be when execution 697 returns from UCC. When exiting UCC, the return instruction 698 removes the return address from the stack. Thus, upon exit, SP 699 should be the same value as before the call to UCC. We refer 700 to the saved SP value as the base pointer (BP) in the remainder 701 of this article. To isolate UCC's frame, UCCA blocks all the 702 write attempts performed by UCC-resident code to addresses 703 below BP and enforces the proper stack context (SP = BP)  $_{704}$ when exiting UCC. 705

666

677

$$\begin{array}{ll} \mathbf{G} : \{reset \implies [\neg(\mathbf{Y}(PC) = PC) \implies (BP = \mathbf{Y}(SP)) \lor reset) \mathbf{W}(PC \in UCC)]\} & (7) \\ \mathbf{G} : \{\neg(PC \in UCC) \land (\mathbf{X}(PC) \in UCC) \implies (\mathbf{X}(BP) = BP) \lor reset\} & (8) \\ \mathbf{G} : \{\neg(PC \in UCC) \land (\mathbf{Y}(PC) \in UCC) \land \neg \mathbf{Y}(IRQ_{jmp}) \implies [(\neg(\mathbf{Y}(PC) = PC) \implies (BP = \mathbf{Y}(SP)) \lor reset) \mathbf{W}(PC \in UCC)]\} & (9) \\ \mathbf{G} : \{(PC \in UCC) \land \neg (\mathbf{Y}(PC) \in UCC) \implies [((\mathbf{X}(BP) = BP) \lor reset) \mathbf{W}(\neg(PC \in UCC))]\} & (10) \\ \mathbf{G} : \{\neg(PC \in UCC) \land (\mathbf{Y}(PC) \in UCC) \land \mathbf{Y}(IRQ_{jmp}) \land \neg \mathbf{Y}(reset) \implies [(\mathbf{X}(BP) = BP) \mathbf{W}((PC \in UCC) \lor reset)]\} & (11) \\ \mathbf{G} : \{[(PC \in UCC) \land \mathbf{W}_{en} \land (D_{addr} \ge BP)] \implies reset\} & (12) \\ \mathbf{G} : \{\neg reset \land (PC \in UCC) \land \neg (\mathbf{X}(PC) \in UCC) \land \neg IRQ_{jmp} \implies (\mathbf{X}(SP) = BP) \lor \mathbf{X}(reset)\} & (13) \\ \end{array}$$

Fig. 4. Stack integrity module LTL specifications.

Consequently, writes to stack variables passed by reference 706 707 into UCC are also blocked as they result in writes below BP. <sup>708</sup> Instead, as the heap is above the stack [48] (and thus BP) 709 data passed by reference to UCC should first be copied to  $_{710}$  the heap. Then, when execution returns from UCC, the edited 711 heap value can be copied back to the original. We emphasize 712 that (contrary to writes) the stack is always readable from 713 UCC. Thus, this marshaling is only necessary for pre-existing 714 stack data that is meant to be written by code within a UCC. 715 Global variables are also stored above the stack by default in <sup>716</sup> the target architecture [48], [49] and thus writable by UCC-717 resident code. This is expected as the global variables are 718 meant to be accessible to the whole program. Nonetheless, if 719 desired, selected global data can be linked (at compile-time) <sup>720</sup> to appear below the stack, preventing writes from UCC.

Fig. 4 lists the LTL statements defined to enforce stack 721 722 integrity. LTL 7 states that after a reset, whenever the executing <sup>723</sup> instruction changes ( $\neg(Y(PC) = PC)$ ) BP contains the 724 previous value of SP (BP = Y(SP)) until execution enters 725 UCC. While BP saves the previous SP, this actually represents 726 the initial SP for the current instruction. Thus, when UCC is 727 called, BP holds the value of SP before the return address is 728 pushed to the stack. By conditioning on a reset, this statement 729 ensures that BP is correct when calling UCC for the first 730 time. LTL 9 similarly states that when UCC finishes executing, 731 BP stores the previous value of SP whenever the current 732 instruction changes until execution re-enters UCC. This rule 733 ensures the BP is also correct on all the subsequent executions of UCC. Once UCC is running, LTLs 10 and 11 ensure 734 735 BP cannot be changed. LTL 10 states that when execution 736 enters UCC, BP is immutable until execution leaves UCC. 737 LTL 11 states that if UCC is interrupted, BP is immutable 738 until UCC resumes or a reset occurs. Together these statements 739 ensure that once in UCC, BP cannot be changed until the 740 execution of UCC completes. However, the value of BP is 741 ambiguous when execution enters UCC. At this instance, 742 LTLs 7 and 9 do not hold, but, LTL 10 only holds from this 743 point forward. Thus, to ensure BP is still correct LTL 8 states 744 that when execution is entering UCC, BP does not change  $_{745}$  (*X*(*BP*) = *BP*). Combined with LTLs 7 and 9, these statements <sup>746</sup> ensure that *BP* is properly set whenever execution enters *UCC*. UCCA's stack frame isolation is defined in LTL specifica-747 748 tion 12. This specification states that, at all times, UCCA sets 749 reset = 1 if execution is within UCC and attempts to write to 750 the stack outside its stack frame. Writes outside the isolated <sup>751</sup> frame are captured by the  $W_{en}$  bit being set while the  $D_{addr}$ 752 signal points to a location below BP.  $D_{addr}$  is below BP if



Fig. 5. Verified FSM for stack integrity.

 $D_{\text{addr}} \ge BP$  as the stack grows toward 0. Hence, values below 753 BP have a larger address than BP. Stack isolation ensures that 754 the UCC-resident code cannot tamper with data memory in 755 use by the remainder of the system. 756

Finally, LTL 13 ensures that the stack pointer is properly 757 restored before execution leaves *UCC*. It states that, if the 758 device is not already resetting and execution is leaving *UCC* 759 (not due to an interrupt), the next SP should be *BP* (X(SP) = 760 *BP*). Since, *BP* represents the value of SP at the start of the 761 call to *UCC*, this check enforces that SP returns to the same 762 value as before executing *UCC*. This prevents an adversary 763 from corrupting SP such that malicious data written to the 764 stack by *UCC* resident code is used by non-*UCC* code. 765

Fig. 5 depicts the Verilog FSM implemented by the stack <sup>766</sup> integrity module and formally verified to adhere to LTL <sup>767</sup> specifications 7–13. The FSM defines four states: 1) *Out*, <sup>768</sup> 2) *In*, 3) *IRQ*, and 4) *Reset*. The stack integrity FSM behaves <sup>769</sup> similarly to the return integrity FSM with a few exceptions. <sup>770</sup> First, when in the *IRQ* state, *BP* is maintained until the <sup>771</sup> execution of *UCC* is resumed rather than RET<sub>exp</sub>. Similarly, <sup>772</sup> when transitioning to *Out*, SP must equal to *BP* otherwise the <sup>773</sup> FSM transitions to the *Reset* state. Finally, while in *UCC*, any <sup>774</sup> write below *BP* will violate the stack isolation and cause the FSM to transition to the *Reset* state. <sup>776</sup>

#### V. SECURITY ANALYSIS 777

Recall from Section III-A that Adv aims to escalate vulnerabilities located within UCCs to compromise the remainder of the system with attacks, such as control flow hijacks, ROP, data corruption, and code injection. In this section, we argue that such attempts are unsuccessful due to UCCA guarantees. 782

Adv may try to leverage vulnerabilities to alter the control 783 784 flow of the binary and jump to an arbitrary location in memory. 785 For this, Adv would need to exploit a branching instruction, 786 such as a return, within a UCC. Adv would either need overwrite a return/jump address on the stack or cause 787 to 788 data on the stack to be misinterpreted as an address. Using vulnerabilities within UCC, Adv could attempt to hijack an 789 <sup>790</sup> intermediate instruction or the final return instruction to jump an arbitrary address. However, this malicious jump would to 791 792 not match the saved return address (LTLs 2-5) and the attack would be stopped (LTL 6). 793

Adv could also attempt to overwrite code in program 794 795 memory or data on the stack. Both scenarios would allow Adv<sup>796</sup> to alter program behavior outside UCCs. Program memory is 797 located below the stack, thus always outside UCC's isolated 798 stack frame. Similarly, all non-UCC data falls below its 799 frame's BP, and is outside UCC's isolated frame. As such, Adv cannot overwrite code in program memory and non-UCC  $_{801}$  data on the stack (LTLs 7–12). Adv could also attempt to write malicious data to the stack and corrupt SP such that the 802 <sup>803</sup> device uses the malicious stack once execution leaves UCC. However, this would require SP not be equal to BP when 804 <sup>805</sup> leaving UCC which is prevented by stack integrity (LTLs 7–11 and 13). Finally, Adv could attempt to inject and execute code <sup>807</sup> on the stack or heap, however UCCA prevents this as executing <sup>808</sup> data memory requires execution to leave UCC violating return 809 integrity (LTLs 2-6).

Interrupts can bypass the isolation enforced by *UCCA*. As Interrupts can bypass the isolation enforced by *UCCA*. As Interrupt to escape *UCCA*'s restriction. However, similar to any untrusted code in *UCCA*, if an ISR is untrusted, it can also the defined as a *UCC*. As a consequence, since the untrusted is interrupt is isolated, return and stack integrity prevent it from escalating to the remainder of the system (LTLs 2–13). Adv rould also attempt to overwrite the address of an ISR in the Interrupt Vector Table (IVT). This would cause execution interrupt is triggered. Similar to program memory, IVT is stored below the stack. As such it is always outside *UCC*'s isolated stack frame and not writable by Adv (LTLs 7–12).

Finally, Adv may attempt to disable *UCCA* and break isolation by overwriting *UCC* region definitions stored in *CR*. However, *CR* is immutable at run-time (LTL 1). The only way to overwrite *CR* is by physically reprogramming the MCU which contradicts the Adv model.

## VI. PROTOTYPE AND EVALUATION

828

We implemented *UCCA* on the OpenMSP430 core [48]. <sup>830</sup> *UCCA* realizes the hardware architecture depicted in Fig. 1. <sup>831</sup> Along with HW-Mod, we implement a simple peripheral mod-<sup>832</sup> ule for *CR*. The peripheral module allows for *UCC* definitions <sup>833</sup> to be stored and accessed by HW-Mod at a predefined fixed <sup>834</sup> data memory location. We use Xilinx Vivado [50] to synthesize <sup>835</sup> an RTL prototype of *UCCA* in real hardware. *UCCA*'s design <sup>836</sup> was deployed on a Basys-3 prototyping board [51], that fea-<sup>837</sup> tures an Artix-7 commodity FPGA [52]. Our implementation <sup>838</sup> is available at [20].



Fig. 6. UCCA Evaluation: (a) HW cost comparison with 4 UCCs; (b) Added HW by total UCCs.

#### A. UCCA Evaluation

*TCB Size:* To calculate *UCCA*'s TCB size we count the <sup>840</sup> amount of Verilog code needed to implement HW-Mod. Since, <sup>841</sup> *UCCA* was implemented in hardware and works independently <sup>842</sup> from the MCU core, *UCCA*'s TCB only consists of HW-Mod. <sup>843</sup> The *UCCA* prototype with support for one *UCC* was implemented using *423 lines of Verilog code*. Each additional *UCC* <sup>845</sup> supported by *UCCA* adds another 21 lines of Verilog to the <sup>846</sup> TCB, for instantiating the same modules repeatedly. <sup>847</sup>

Hardware and Memory Overhead: The number of required 848 UCCs is application dependent. Due to this, we measure 849 UCCA considering support from one to eight UCCs and 850 estimate the cost for arbitrarily many UCCs. The additional 851 hardware cost is calculated by looking at the number of added 852 Look-Up Tables (LUTs) and Registers. The increase in the 853 number of LUTs is an estimate of the additional chip cost 854 and size required for combinatorial logic, while the number 855 of registers offers an estimate of the state overhead required 856 by the sequential logic in UCCA FSMs. A summary of the 857 hardware cost is shown in Fig. 6(b). To isolate a single UCC, 858 UCCA requires an additional 86 registers and 85 LUTs. This 859 constitutes a respective 12.4% and 4.7% increase in registers 860 and LUTs atop the unmodified OpenMSP430 core. In the 861 largest test, with 8 UCCs, UCCA added 331 registers and 520 862 LUTs to the underlying system. This equates to a 47.8% and 863 29% increase in registers and LUTs. 864

In general, *UCCA* can support arbitrarily many *UCCs* with <sup>865</sup> the only limiting factor being the additional hardware cost <sup>866</sup> per region. We can predict the overhead for any *UCCA* <sup>867</sup> configuration as the overhead grows linearly with the number <sup>868</sup> of *UCCs*. As previously stated, *UCCA* with one *UCC* adds <sup>869</sup> registers to the MCU. However, each subsequent *UCC* added <sup>870</sup> only requires an additional 35 registers. Similarly, *UCCA* with <sup>871</sup> one *UCC* adds an initial 85 LUTs to the MCU. Each additional <sup>872</sup> *UCC* adds on average 62 LUTs to the system (variance is due <sup>873</sup> to the synthesis tool heuristic). Thus, *UCCA* with support for <sup>874</sup> *N UCCs* can be estimated as

$$LUTs \simeq 62 \times (N-1) + 85$$
 (14) 876

Registers = 
$$35 \times (N-1) + 86$$
. (15) 877

*UCCA* also introduces a small storage overhead. Each  $_{876}$ *UCC's UCC*<sub>min</sub> and *UCC*<sub>max</sub> are stored in *CR* in the device's  $_{879}$ peripheral memory. Each address is 2 bytes long so each  $_{880}$ *UCC* requires 4 bytes of data memory. On the OpenMSP430,  $_{881}$ peripheral memory can be between 512B and 32KB long [48].  $_{882}$ 

839

<sup>883</sup> Thus, each *UCC* incurs between 0.01% and 0.78% memory <sup>884</sup> overhead depending on the size of peripheral memory.

Energy Overhead: To evaluate the energy consump-885 886 tion caused by UCCA added hardware, similar to prior <sup>887</sup> work [22], [53], [54], we use the Vivado synthesis tool [50] 888 to estimate UCCA's power consumption on our FPGA proto-889 type. We consider UCCA with support for 8 UCCs. In this 890 configuration, the MCU consumes 69 mW of static power with UCCA accounting for 1 mW (1.45%) of the total static 891 892 consumption. The dynamic power consumption depends on <sup>893</sup> how frequently UCCA's internal registers are updated. We <sup>894</sup> evaluate UCCA on an application that loops through multiple <sup>895</sup> function calls that modify the stack. We consider this a worst-<sup>896</sup> case as it causes each UCCs' internal RET<sub>exp</sub> and BP to update 897 constantly. Running this application resulted in a total dynamic <sup>898</sup> draw of 113 mW where UCCA accounted for 1 mW (0.88%) 899 of this consumption. Doubling the number of UCCs to 16 <sup>900</sup> increased the total dynamic draw to 114 mW. Thus, each UCC <sup>901</sup> introduces  $\approx 0.125$  mW of dynamic power draw.

*Run-Time Overhead: UCCA* does not modify the MCU core or Instruction Set Architecture (ISA). HW-Mod performs *UCC*-related checks in parallel with the MCU core. These checks incur no extra run-time cycles to the software execution and do not interfere with the MCU's ability to respond to real-time events. As HW-Mod accesses memory through a dedicated physical channel, separate from the normal MCU core access channels, it does not cause interference or MCU contention.

The only source of run-time overhead in *UCCA* is due of marshaling data inputs to be modified by *UCC*-resident of designated heap region before calling *UCC*-resident code. While the copying is done before *UCC* execution, it affects the overall system run-time. The associated run-time depends on the amount of data to be copied. In our prototype (based no MSP430), copying a "word" (2 Bytes, in this 16-bit architecture) requires one execution cycle of the absolute MOV instruction. This number scales linearly with the amount of ata to be copied, i.e., an additional MOV instruction cycle is prequired for each pair of Bytes to be copied.

*Formal Verification:* We verified *UCCA* on an Ubuntu 220.04 machine running at 3.70 GHz. Total verification time was about 11.5 min with maximum memory allocation of 125 26 MB, which is within the resources of commodity computers. *Test Applications:* To demonstrate *UCCA* protections, we implemented multiple test applications which are also available and discussed in more detail in our public *UCCA* 900 release [20].

#### 931 B. Comparative Evaluation

We compare *UCCA*'s overhead with three related schemes: 1) Sancus [22], 2) TrustLite [21], and 3) CompartOS [23].

Sancus provides memory isolation and attestation for shared remote embedded systems. Sancus introduces the **protect** and **unprotect** hardware instructions to create (and destroy) isolated software modules. Isolation is enforced by defining af fixed entry point for each module and using the program counter to restrict access to a module's data to module resident <sup>939</sup> code only. Sancus also enables key storage for each module <sup>940</sup> to allow for remote attestation [55], [56] of the region. <sup>941</sup>

TrustLite is another isolation architecture that isolates <sup>942</sup> individual software tasks or trustlets. Trustlet definitions are <sup>943</sup> recorded in the Trustlet Table in protected memory. For access <sup>944</sup> control, TrustLite uses an execution aware MPU (EA-MPU) <sup>945</sup> which extends the read, write, and execute permissions with <sup>946</sup> the current value of the program counter. This allows the EA-MPU to restrict trustlet access to a predefined set of entry <sup>948</sup> points and prevent access to trustlet data from outside the <sup>949</sup> trustlet. The trustlets, Trustlet Table, and EA-MPU are all <sup>950</sup> configured by a privileged process named the SecureLoader <sup>951</sup> when the MCU boots. <sup>952</sup>

CompartOS provides automatic software compartmentalization for high-end embedded systems. CompartOS uses the 954 CHERI [57] hardware capability system for memory isolation. 955 CHERI adds the capability data type and capability-aware 956 instructions to the device's ISA. Capabilities extend integer 957 pointers with metadata, including bounds, permissions, and 958 a validity bit to assign explicit permissions to the code they 959 reference. Capabilities can also be "sealed" to link code 960 and data capabilities together and prevent their modifica-961 tion. CompartOS uses capabilities to define compartments 962 and seals/unseals them to context switch between different 963 compartments. 964

We note that, while these approaches use hardware to isolate 965 MCU memory, they are not directly comparable to *UCCA*. 966 None of the prior work focuses on isolating untrusted code 967 sections, a feature unique to *UCCA*. Both CompartOS and 968 TrustLite target larger devices than *UCCA*. *UCCA* is more 969 comparable to Sancus as both were implemented on the 970 OpenMSP430 architecture. However, Sancus performs remote 971 attestation in addition to isolation. Despite these differences, 972 we believe that such systems are the most closely related to 973 *UCCA*. In our comparison, we consider default support for 974 four isolated regions. The comparison is displayed in Fig. 6(a). 975

*UCCA* presents lower overhead. With support for four 976 *UCCs*, it requires 13.9% of the registers and 12.1% of the 977 LUTs required by Sancus for the same number of isolated 978 regions. With support for eight *UCCs*, *UCCA* still only incurs 979 about a fourth of the overhead (24.2% registers and 22% 980 LUTs). *UCCA* performs similarly when compared to TrustLite. 981 *UCCA* uses 25.7% of the registers and 23.1% of the LUTs 982 TrustLite uses. At eight *UCCs*, *UCCA* still only uses 44.6% 983 of registers and 45.4% of LUTs used by TrustLite. 984

When compared to CompartOS, *UCCA* uses 87.9% fewer 985 registers and 97.5% fewer LUTs to isolate four compartments. 986 However, unlike Sancus and TrustLite, whose overhead scales 987 with the number of isolated regions, CompartOS has the 988 same hardware overhead, regardless of how many regions it 989 supports. As *UCCA* continues to isolate more regions, *UCCA*'s 990 overhead will eventually surpass CompartOS's. However, 991 these larger configurations are unlikely in low-end MCUs. 992 Similarly, CompartOS uses 229% more registers and 598% 993 more LUTs than the OpenMSP430 core itself. This overhead shows that CompartOS is impractical for such low-end 995 MCUs. 996

#### 997

1033

#### VII. EXTENDED RELATED WORK

Aside from the techniques mentioned in Section I, there are 998 <sup>999</sup> several attempts to mitigate run-time vulnerabilities on MCUs. CFI is a class of techniques that limit the destination of 1000 1001 any control flow transfer to a set of valid addresses [33], [58], 1002 [59], [60]. We also include randomization techniques in this 1003 discussion [61], [62]. These approaches often use a control 1004 flow graph (CFG) or a directed graph of nodes representing 1005 atomic sections of a binary [63]. CFGs enable the enumeration 1006 of all paths through a program, however, as programs get 1007 more complex the enumeration becomes undecidable. Due to 1008 this, many schemes use imprecise approximations prone to 1009 false positives [1]. Other approaches focus solely on returns 1010 (notably, shadow stacks [42]) removing the need for path 1011 enumeration but incurring large hardware and/or software 1012 overheads [1].

*MPU-based Compartmentalization* segments a binary into separate regions of memory and enforces isolation between them. Many schemes, such as ACES [15] simply use existing MPU operations to provide stronger isolation by segmenting code and enforcing well defined entry points between them [14], [15], [64], [65], [66]. Other techniques extend MPU functionality by providing new isolation critetozo ria [17], [21], [67]. For example, Toubkal [68] adds a new hardware monitor to restrict regions to specific hardware tozo controllers.

*ISA-based Compartmentalization* adds new functionality 1024 to the MCU core itself rather than relying on hardware 1025 monitors [16], [22], [23], [69]. These controls introduce 1026 new hardware instructions to enable isolation [69], use the 1027 instruction pointer to validate memory accesses [22], and 1028 add new data types to the core [57]. ISA-based isolation 1029 requires access to the source code to recompile the binary 1030 with ISA-specific instructions. It also requires the CPU core 1031 and compiler to be trusted, increasing the system TCB and 1032 typically the hardware overhead.

# VIII. TRADEOFFS AND LIMITATIONS

Fixed UCC Definitions and Total Number of UCCs: UCCA 1034 1035 implements UCC definitions that are immutable at run-time. This enables UCCs within privileged code and ensures UCCA 1036 1037 guarantees can not be disabled by any code at run-time. 1038 However, the total number of UCCs can be limiting in larger 1039 systems with more untrusted code sections to isolate. In these 1040 systems, either untrusted code must share regions or not all the <sup>1041</sup> untrusted code can be isolated. A tradeoff would be allowing 1042 UCC definitions to be configurable at run-time. This would <sup>1043</sup> allow for more flexibility and for UCCs to be reused by 1044 different code sections. However, it would introduce additional 1045 attack vectors and run-time overhead for switching the context 1046 between the UCCs. Alternatively, the future work could further 1047 optimize the per-UCC hardware cost in UCCA, so that more 1048 UCCs can be supported at the same cost.

Protecting Heap Data: By default, UCCA does not prevent
 UCC-resident code from accessing heap data. This design
 decision is based on the premise that many simple MCU appli cations avoid dynamic memory allocation for performance

reasons. Nonetheless, in applications that require heap alloca- 1053 tion, discretionary protection of heap data against *UCC*-code 1054 can be achieved by linking a portion of the heap to allocate 1055 below the stack. This new portion would be protected from the 1056 *UCC* modifications (similar to how global variables are treated 1057 in *UCCA*). A second unprotected portion of the heap could 1058 remain above the stack (where the modifications can be made 1059 by *UCCs*) and be used to share/marshal data into *UCCs*. This 1060 approach allows selected heap data to be writable to *UCCs* 1061 while protecting the remainder of the heap and the stack. It 1062 also requires no changes to the *UCCA* hardware architecture. 1063

# IX. CONCLUSION

1064

1079

1082

We proposed *UCCA*: an architecture leveraging a formally 1065 verified hardware monitor to isolate untrusted code com- 1066 partments (*UCCs*) and limit the scale of run-time attacks 1067 on MCUs. *UCCs* are configurable and have variable size, 1068 making *UCCA* compatible with different programs. Isolation 1069 of *UCCs* is enforced in hardware and cannot be disabled 1070 by compromised software. In addition, *UCCA* does not incur 1071 run-time overhead in terms of added CPU instructions/cycles. 1072 Similarly, *UCCs* remain interruptable maintaining support for 1073 real-time operations. *UCCA*'s security analysis demonstrates 1074 that, by enforcing return and stack integrity for *UCCs*, *UCCA* 1075 constrains software exploits to their origin. Our evaluation, 1076 based on an open-source and formally verified *UCCA* proto- 1077 type, shows that *UCCA* incurs small hardware overhead.

### ACKNOWLEDGMENT

The authors sincerely thank the EMSoft'24 anonymous 1080 reviewers for their constructive comments.

#### REFERENCES

- L. Szekeres, M. Payer, T. Wei, and D. Song, "SoK: Eternal war in 1083 memory," in *Proc. S&P*, 2013, pp. 48–62.
- R. Roemer, E. Buchanan, H. Shacham, and S. Savage, "Return-oriented 1085 programming: Systems, languages, and applications," ACM Trans. Inf. 1086 Syst. Security, vol. 15, no. 1, pp. 1–34, 2012.
- S. Checkoway, L. Davi, A. Dmitrienko, A.-R. Sadeghi, H. Shacham, and 1088 M. Winandy, "Return-oriented programming without returns," in *Proc.* 1089 *CCS*, 2010, pp. 559–572.
- [4] T. Bletsch, X. Jiang, V. W. Freeh, and Z. Liang, "Jump-oriented 1091 programming: A new class of code-reuse attack," in *Proc. CCS*, 2011, 1092 pp. 30–40.
- [5] H. Shacham, "The geometry of innocent flesh on the bone: Return- 1094 into-libc without function calls (on the x86)," in *Proc. CCS*, 2007, 1095 pp. 552–561.
- [6] A. One, "Smashing the stack for fun and profit," *Phrack Mag.*, vol. 7, 1097 no. 49, pp. 14–16, 1996.
- [7] N. P. Smith, "Stack smashing vulnerabilities in the UNIX operating 1099 system," 1997. [Online]. Available: https://web.eecs.umich.edu/ 1100 aprakash/security/handouts/Stack\_Smashing\_Vulnerabilities\_in\_the\_\_\_\_\_\_1101 UNIX\_Operating\_System.pdf
- [8] "CVE-2022-24796," 2022. [Online]. Available: https://cve.mitre.org/cgibin/cvename.cgi?name=CVE-2022-24796
   1104
- [9] "CVE-2021-34527," 2021. [Online]. Available: https://msrc.microsoft. 1105 com/update-guide/vulnerability/CVE-2021-34527
   1106
- [10] T. Abera et al., "C-FLAT: Control-flow attestation for embedded systems 1107 software," in *Proc. CCS*, 2016, pp. 743–754.
- M. Antonakakis et al., "Understanding the Mirai botnet," in *Proc.* 1109 USENIX Security, 2017, pp. 1093–1110.
- [12] N. Falliere et al., "W32. Stuxnet dossier," White Paper, Symantec Corp., 1111 Tempe, AZ, USA, vol. 5, no. 6, p. 29, 2011.

- 1113 [13] (Arm, Cambridge, U.K.) Arm<sup>®</sup> V8-M Architecture Reference
   1114 Manual. (Apr. 2022). [Online]. Available: https://developer.arm.com/
   1115 documentation/ddi0553/bs/
- 1116 [14] A. A. Clements et al., "Protecting bare-metal embedded systems with 1117 privilege overlays," in *Proc. S&P*, 2017, pp. 289–303.
- 1118 [15] A. A. Clements, N. S. Almakhdhub, S. Bagchi, and M. Payer, "ACES: 1119 Automatic compartments for embedded systems," in *Proc. USENIX*
- 1120Security, 2018, pp. 65–82.1121[16]N. S. Almakhdhub, A. A. Clements, S. Bagchi, and M. Payer, " $\mu$ RAI:1122Securing embedded systems with return address integrity," in *Proc.*
- *NDSS*, 2020, pp. 1–18.1124 [17] A. Mera et al., "D-box: DMA-enabled compartmentalization for embed-
- ded applications," in *Proc. NDSS*, 2022, pp. 1–17. 1126 [18] "Market leading RTOS (real time operating system) for embedded
- 1127 systems with Internet of Things extensions." 2024. [Online]. Available:
   1128 https://www.freertos.org/
- 1129 [19] O. Girard, "OpenMSP430," Jun. 2009. [Online]. Available: https:// opencores.org/projects/openmsp430
- 1131 [20] L. Tyler et al., "UCCA repository," 2024. [Online]. Available: https: 1132 //github.com/RIT-CHAOS-SEC/UCCA
- 1133 [21] P. Koeberl, S. Schulz, A.-R. Sadeghi, and V. Varadharajan, "TrustLite:
  1134 A security architecture for tiny embedded devices," in *Proc. EuroSys*,
  1135 2014, pp. 1–14.
- 1136 [22] J. Noorman et al., "Sancus: Low-cost trustworthy extensible networked
  1137 devices with a zero-software trusted computing base," in *Proc. USENIX*1138 Security, 2013, pp. 479–498.
- 1139 [23] H. Almatary et al., "CompartOS: CHERI compartmentalization for embedded systems," 2022, *arXiv:2206.02852*.
- 1141 [24] D. W. Loveland, *Automated Theorem Proving: A Logical Basis.* 1142 Amsterdam, The Netherlands: Elsevier, 2016.
- 1143 [25] E. M. Clarke Jr., O. Grumberg, D. Kroening, D. Peled, and H. Veith,
   1144 Model Checking (Cyber Physical Systems Series). Cambridge, MA,
   1145 USA: MIT Press, 2018.
- 1146 [26] D. Thomas and P. Moorby, *The Verilog Hardware Description* 1147 *Language*. New York, NY, USA: Springer, 2008.
- A. Cimatti et al., "NuSMV 2: An opensource tool for symbolic model
   checking," in *Proc. CAV*, 2002, pp. 359–364.
- 1150 [28] A. Irfan, A. Cimatti, A. Griggio, M. Roveri, and R. Sebastiani,
  "Verilog2SMV: A tool for word-level verification," in *Proc. DATE*, 2016,
  1152 pp. 1156–1159.
- 1153 [29] O. Lichtenstein, A. Pnueli, and L. Zuck, *The Glory of the Past*.1154 Heidelberg, Germany: Springer, 1985.
- F. Schuster, T. Tendyck, C. Liebchen, L. Davi, A.-R. Sadeghi, and
  T. Holz, "Counterfeit object-oriented programming: On the difficulty
  of preventing code reuse attacks in C++ applications," in *Proc. S&P*,
- 1158 2015, pp. 745–762. 1159 [31] I. Evans et al., "Control jujutsu: On the weaknesses of fine-grained
- <sup>1160</sup> control flow integrity," in *Proc. CCS*, 2015, pp. 901–913.
- 1161 [32] Y. Younan, W. Joosen, and F. Piessens, "Runtime countermeasures for
  code injection attacks against C and C++ programs," *ACM Comput. Surveys*, vol. 44, no. 3, pp. 1–28, 2012.
- A. Francillon and C. Castelluccia, "Code injection attacks on harvardarchitecture devices," in *Proc. CCS*, 2008, pp. 15–26.
- 1166[34]"CVE-2017-0144,"2017.[Online].Available:https://msrc.microsoft.1167com/update-guide/en-US/vulnerability/CVE-2017-0144
- 1168 [35] "CVE-2022-42719," Oct. 2022. [Online]. Available: https://security-1169 tracker.debian.org/tracker/CVE-2022-42719
- 1170 [36] "CVE-2022-38040," Oct. 2022. [Online]. Available: https://msrc.
   1171 microsoft.com/update-guide/en-US/vulnerability/CVE-2022-38040
- 1172 [37] ARM Security Technology—Building a Secure System Using TrustZone
   1173 Technology, ARM Ltd., Cambridge, U.K., 2009.
- 1174 [38] (ARM Ltd., Cambridge, U.K.) *TrustZone Technology for Armv8-M* 1175 *Architecture Version 2.1.* (2019). [Online]. Available: https://developer.
   1176 arm.com/documentation/100690/0201/
- 1177 [39] S. Ravi, A. Raghunathan, and S. Chakradhar, "Tamper resistance
- mechanisms for secure embedded systems," in *Proc. VLSID*, 2004, pp. 605–611.
- (40] (ARM Ltd., Cambridge, U.K.) *Chapter 5. Memory Protection Unit.* (2024). [Online]. Available: https://developer.arm.com/documentation/
   ddi0290/g/memory-protection-unit
- 1183 [41] N. Burow, X. Zhang, and M. Payer, "SoK: Shining light on shadow stacks," in *Proc. S&P*, 2019, pp. 985–999.
- 1185 [42] T. H. Y. Dang, P. Maniatis, and D. Wagner, "The performance cost of shadow stacks and stack canaries," in *Proc. CCS*, 2015, pp. 555–566.

- [43] (ARM Ltd., Cambridge, U.K.) Armv8-M Exception Model User Guide. 1187 (2024). [Online]. Available: http://bit.ly/3SurBdL 1188
- [44] K. L. McMillan, "The SMV system," in Symbolic Model Checking. 1189 Boston, MA, USA: Springer, 1993, pp. 61–85. 1190
- [45] H. Hu, S. Shinde, S. Adrian, Z. L. Chua, P. Saxena, and Z. Liang, 1191 "Data-oriented programming: On the expressiveness of non-control data 1192 attacks," in *Proc. S&P*, 2016, pp. 969–986. 1193
- [46] S. Chen, J. Xu, and E. C. Sezer, "Non-control-data attacks are realistic 1194 threats," in *Proc. USENIX Security*, vol. 5, 2005, p. 146. 1195
- [47] N. Bellec, G. Hie, S. Rokicki, F. Tronel, and I. Puaut, "RT-DFI: 1196 Optimizing data-flow integrity for real-time systems," in *Proc. ECRTS*, 1197 2022, pp. 18:1–18:24.
- [48] O. Girard, "OPENMSP430," Nov. 2017. [Online]. Available: https:// 1199 schaumont.dyn.wpi.edu/ece4530f19/pdf/openMSP430.pdf 1200
- [49] (Texas Instrum., Dallas, TX, USA). MSP430F2xx, MSP430G2xx Family 1201 User's Guide. (Aug. 2022). [Online]. Available: https://www.ti.com/lit/ 1202 ug/slau144k/slau144k.pdf
- [50] "Vivado design suite user guide: Using the Vivado IDE," 2022. [Online]. 1204 Available: http://www.pld.ttu.ee/–alsu/DD\_Vivado.pdf 1205
- [51] "Basys 3 reference," 2024. [Online]. Available: https://digilent.com/ 1206 reference/basys3/refmanual 1207
- [52] "Artix-7 FPGA family," 2024. [Online]. Available: https://www.xilinx. 1208 com/products/silicon-devices/fpga/artix-7.html 1209
- [53] A. Caulfield, N. Rattanavipanon, and I. De Oliveira Nunes, 1210 "ACFA: Secure runtime auditing & guaranteed device healing via 1211 active control flow attestation," in *Proc. USENIX Security*, 2023, 1212 pp. 5827–5844. 1213
- [54] A. J. Neto, A. Caulfield, C. Alvares, and I. De Oliveira Nunes, 1214 "DiCA: A hardware-software co-design for differential check- 1215 pointing in intermittently powered devices," in *Proc. ICCAD*, 2023, 1216 pp. 1–9. 1217
- [55] K. Eldefrawy, A. Francillon, D. Perito, and G. Tsudik, "Smart: Secure 1218 and minimal architecture for (establishing dynamic) root of trust," in 1219 *Proc. NDSS*, 2012, pp. 1–15. 1220
- [56] I. D. O. Nunes, K. Eldefrawy, N. Rattanavipanon, M. Steiner, and 1221 G. Tsudik, "VRASED: A verified hardware/software co-design for 1222 remote attestation," in *Proc. USENIX Security*, 2019, pp. 1429–1446. 1223
- [57] R. N. M. Watson et al., "Capability hardware enhanced RISC instruct 1224 tions: CHERI instruction-set architecture (version 8)," Dept. Comput. 1225 Sci. Technol., Univ. Cambridge, Cambridge, U.K., Rep. UCAM- 1226 CL-TR-951 Oct. 2020. [Online]. Available: https://www.cl.cam.ac.uk/ 1227 techreports/UCAM-CL-TR-951.html 1228
- [58] M. Abadi, M. Budiu, Ú. Erlingsson, and J. Ligatti, "Control-flow 1229 integrity principles, implementations, and applications," ACM Trans. Inf. 1230 Syst. Security, vol. 13, no. 1, pp. 1–40, 2009. 1231
- [59] G. Serra, P. Fara, G. Cicero, F. Restuccia, and A. Biondi, "PAC-PL: 1232 Enabling control-flow integrity with pointer authentication in FPGA SoC 1233 platforms," in *Proc. RTAS*, 2022, pp. 241–253. 1234
- [60] L. Davi et al., "HAFIX: Hardware-assisted flow integrity extension," in 1235 Proc. DAC, 2015, pp. 1–6. 1236
- [61] J. Shi, L. Guan, W. Li, D. Zhang, P. Chen, and N. Zhang, "HARM: 1237 Hardware-assisted continuous re-randomization for microcontrollers," in 1238 *Proc. EuroS&P*, 2022, pp. 520–536. 1239
- [62] H. Shacham, M. Page, B. Pfaff, E.-J. Goh, N. Modadugu, and D. Boneh, 1240 "On the effectiveness of address-space randomization," in *Proc. CCS*, 1241 2004, pp. 298–307. 1242
- [63] F. E. Allen, "Control flow analysis," ACM SIGPLAN Notices, vol. 5, 1243 no. 7, pp. 1–19, 1970.
- [64] D. Kwon, J. Shin, G. Kim, B. Lee, Y. Cho, and Y. Paek, "uXOM: 1245 Efficient execute-only memory on ARMcortex-M," in *Proc. USENIX* 1246 *Security*, 2019, pp. 231–247. 1247
- [65] C. H. Kim et al., "Securing real-time microcontroller systems through 1248 customized memory view switching," in *Proc. NDSS*, 2018, pp. 1–15. 1249
- [66] A. Levy et al., "Multiprogramming a 64kB computer safely and 1250 efficiently," in Proc. SOSP, 2017, pp. 234–251. 1251
- [67] F. Brasser, B. El Mahjoub, A.-R. Sadeghi, C. Wachsmann, and 1252 P. Koeberl, "TyTAN: Tiny trust anchor for tiny devices," in *Proc. DAC*, 1253 2015, pp. 1–6. 1254
- [68] A. Sensaoui, D. Hely, and O.-E.-K. Aktouf, "Toubkal: A flexible and 1255 efficient hardware isolation module for secure lightweight devices," in 1256 *Proc. EDCC*, 2019, pp. 31–38.
- [69] R. Strackx, F. Piessens, and B. Preneel, "Efficient isolation of trusted 1258 subsystems in embedded systems," in *Proc. SecureComm*, 2010, 1259 pp. 344–361.