

Untrusted Code Compartmentalization for Bare Metal Embedded Devices

Liam Tyler^{1b} and Ivan De Oliveira Nunes^{1b}

Abstract—Micro-controller units (MCUs) implement the de facto interface between the physical and digital worlds. As a consequence, they appear in a variety of sensing/actuation applications from smart personal spaces to complex industrial control systems and safety-critical medical equipment. While many of these devices perform safety- and time-critical tasks, they often lack support for security features compatible with their importance to overall system functions. This lack of architectural support leaves them vulnerable to run-time attacks that can remotely alter their intended behavior, with potentially catastrophic consequences. In particular, we note that, MCU software often includes untrusted third-party libraries (some of them closed-source) that are blindly used within MCU programs, without proper isolation from the rest of the system. In turn, a single vulnerability (or intentional backdoor) in one such third-party software can often compromise the entire MCU software state. In this article, we tackle this problem by proposing, demonstrating security, and formally verifying the implementation of *UCCA*: an Untrusted Code Compartment Architecture. *UCCA* provides flexible hardware-enforced isolation of untrusted code sections (e.g., third-party software modules) in resource-constrained and time-critical MCUs. To demonstrate *UCCA*'s practicality, we implement an open-source version of the design on a real resource-constrained MCU: the well-known TI MSP430. Our evaluation shows that *UCCA* incurs little overhead and is affordable even to lowest-end MCUs, requiring significantly less overhead and assumptions than the prior related work.

Index Terms—Compartmentalization, embedded systems, hardware security, memory protection.

I. INTRODUCTION

EMBEDDED systems have become critical components of many applications, including cyber-physical systems (CPSs) and the Internet of Things (IoT). Normally, these devices feature one or more resource-constrained Micro-Controller Units (MCUs) responsible for interfacing with the physical world (i.e., sensing and actuation). MCUs are often designed to minimize cost, size, and energy consumption. As such, they usually run software in place (physically from program memory) and lack virtual memory and other forms of isolation memory commonly found in higher-end devices.

Manuscript received 5 August 2024; accepted 10 August 2024. This work was supported in part by the NSF under Award SaTC-2245531. This article was presented at the International Conference on Embedded Software (EMSOFT) 2024 and appeared as part of the ESWEEK-TCAD special issue. This article was recommended by Associate Editor S. Dailey. (Corresponding author: Liam Tyler.)

The authors are with the Computing and Information Sciences Ph.D. Program, Rochester Institute of Technology, Rochester, NY 14623 USA (e-mail: lgt2621@rit.edu; ivanoliv@mail.rit.edu).

Digital Object Identifier 10.1109/TCAD.2024.3444691

Due to their budgetary limitations, MCUs are often left vulnerable to run-time exploits [1], [2], [3], [4], [5] (for instance, triggered by buffer overflow vulnerabilities [6], [7]). Run-time attacks allow an adversary to remotely alter the intended behavior of a program during its execution. Without proper isolation, a single run-time vulnerability could give an adversary full control over the device [8], [9]. This can be used to spoof sensor data, bypass safety checks, ignore remote commands, and ignore scheduled task deadlines. For instance, a compromised patient-monitoring system implemented using MCUs could fail to alert medical personnel in case of an emergency [10] or cause a denial of service [11]. Similarly, vulnerable industrial control sensors could be used to run machines at unsafe speeds and damage equipment (e.g., as in the Stuxnet attack [12]).

Some MCUs (e.g., in the ARM Cortex-M family [13]) support rudimentary isolation to mitigate run-time attacks. Privilege levels [14], [15] allow the MCU to run software as either privileged or unprivileged. The MCU also restricts how the privileged code can be called. This enables the isolation of privileged code from unprivileged code. Thus, unprivileged run-time vulnerabilities cannot access the privileged functionality. While useful, this mitigation is limited as unprivileged vulnerabilities can still compromise all unprivileged code. Similarly, privileged vulnerabilities can reach all privileged and unprivileged software. Thus, vulnerabilities within a privileged function still result in a full system compromise.

Memory Protection Units (MPUs) allow for isolation between the privileged and unprivileged layers and further restrictions within each layer, by enforcing read, write, and execute permissions to a fixed number of memory segments. This allows more restricted compartments within the unprivileged layer, however, MPUs are configurable by the privileged software. As such, they cannot restrict privileged code, as any compromised privileged code could misconfigure the MPU. To make matters worse, the privileged layer must implement several low-level system functions, including all Interrupt Service Routines (ISRs) and respective drivers [15], [16], Direct Memory Access (DMA) management [17], real-time task scheduling [18], and more. This contributes to a large and complex Trusted Computing Base (TCB) that often relies on multiple untrusted third-party software modules and libraries. MPU-based protection often also requires disabling interrupts for unprivileged software creating a conflict between real-time requirements and security for the MCU software.

Motivated by this pressing issue, we propose, design, implement, and formally verify *UCCA*: an Untrusted Code

88 Compartment Architecture. *UCCA* is a lightweight hardware-
 89 based memory isolation method that enables the definition
 90 of arbitrary-sized memory segments for untrusted code (e.g.,
 91 third-party software) at device loading time (i.e., whenever
 92 physically programmed via USB, J-TAG, etc.). At run-time,
 93 *UCCA* monitors CPU signals to actively prevent malicious
 94 behavior within the untrusted sections from escalating to the
 95 remainder of the MCU.

96 Unlike current bare-metal approaches (e.g., MPUs) that
 97 isolate trusted functionality from the rest of the software,
 98 *UCCA* instead isolates untrusted code. Since, run-time attacks
 99 typically originate from well-known code sections (e.g., I/O
 100 functions or third-party libraries), untrusted code sections can
 101 be identified predeployment. Through isolation, *UCCA* limits
 102 the reach of exploits to their own context. Attempts to
 103 obtain similar guarantees with existing hardware lead to large
 104 memory and run-time overheads, limits its applicability to
 105 unprivileged code only, and may require disabling interrupts
 106 preventing asynchronous event handling (see Section III-C for
 107 details). In contrast, *UCCA* can isolate untrusted privileged
 108 code (such as drivers) and does not require disabling interrupts
 109 to enforce isolation. *UCCA* also enables finer-grained isolation
 110 that can be used jointly with existing hardware to further
 111 isolate unprivileged applications from their own untrusted
 112 code sections and third-party libraries. *UCCA* is designed as
 113 a hardware monitor that runs independently and in parallel
 114 with the MCU core. Therefore, no software (including privi-
 115 leged code) can misconfigure *UCCA*'s protections at run-time.
 116 Furthermore, *UCCA* incurs little execution time overhead (for
 117 marshaling data into isolated compartments) and maintains
 118 support for interrupts. In sum, this article's anticipated contri-
 119 butions are threefold:

- 120 1) Proposal and design of a lightweight hardware-based
 121 architecture for isolation of untrusted code sections in
 122 resource-constrained MCUs. This prevents the escalation
 123 of run-time vulnerabilities to the entire system. *UCCA*
 124 includes support for the isolation of the untrusted inter-
 125 rupts and untrusted privileged code sections.
- 126 2) Implementation and formal verification of *UCCA* atop an
 127 open-source version [19] of the well-known TI MSP430
 128 MCU. *UCCA*'s prototype is publicly available at [20].
- 129 3) Evaluation of *UCCA* prototype and comparison to
 130 related approaches [21], [22], [23] in terms of hardware
 131 overhead. Along with *UCCA*'s open-source release, we
 132 implement sample attack programs, that show how their
 133 escalation is detected and prevented by *UCCA*.

134 II. BACKGROUND

135 A. Scope of MCUs

136 This work focuses on resource-constrained embedded
 137 MCUs. These are single-core devices, executing instructions
 138 physically from program memory (i.e., at "bare metal"), and
 139 lacking a Memory Management Unit (MMU) to support vir-
 140 tual memory. We target these devices because an architecture
 141 that is simple and cost-effective enough for the lowest-cost
 142 MCUs is adaptable for higher-end devices with higher hard-
 143 ware budgets (whereas the reverse is often more challenging).

In addition, the relative simplicity of these devices enables
 us to reason about them formally and verify *UCCA* security
 properties. With these premises in mind, we implement our
UCCA prototype atop the TI MSP430; a well-known low-end
 MCU. This choice is also motivated by the availability of an
 open-source version MSP430 hardware from OpenCores [19].
 Nevertheless, *UCCA*'s design and assumptions are generic and
 should also apply to other MCUs.

B. Linear Temporal Logic and Formal Verification

Computer-aided formal verification typically involves three
 steps. First, the system of interest (e.g., hardware, software,
 and protocol) is described using a formal model, e.g., a
 Finite State Machine (FSM). Second, properties that the model
 should satisfy are formally specified. Third, the system model
 is checked against these formally specified properties. This can
 be done via Theorem Proving [24] or Model Checking [25].
 We use the latter to verify *UCCA*'s implementation.

We formally specify desired *UCCA* properties using Linear
 Temporal Logic (LTL) and implement *UCCA* hardware as
 FSMs using the Hardware Description Language (HDL)
 Verilog [26]. Hence, *UCCA*'s hardware FSM is represented by
 a triple: (σ, σ_0, T) , where σ is the finite set of states,
 $\sigma_0 \subseteq \sigma$ is the set of possible initial states, and $T \subseteq \sigma \times \sigma$
 is the transition relation set, which describes the set of states that
 can be reached in a single step from each state.

To verify the implemented hardware against the LTL speci-
 fications we use the popular model checker NuSMV [27]. For
 digital hardware described at Register Transfer Level (RTL)
 (the case in this work) conversion from HDL to NuSMV
 models is simple. Furthermore, it can be automated [28] as the
 standard RTL design already relies on describing hardware as
 FSMs. LTL specifications are useful for verifying sequential
 systems. In addition to propositional connectives, conjunction
 (\wedge) , disjunction (\vee) , negation (\neg) , and implication (\rightarrow) ,
 LTL extends propositional logic with *temporal quantifiers*,
 thus enabling sequential reasoning. Along with the standard
 future quantifiers, *UCCA*'s verification also uses Past-Time
 LTL [27], [29] to reason about past system states. Specifically,
UCCA formal specifications and respective verification rely on
 the following LTL temporal quantifiers:

- 1) $\mathbf{X}\phi$ – neXt ϕ : holds if ϕ is true at the next system state.
- 2) $\mathbf{G}\phi$ – Globally ϕ : holds if for all future states ϕ is true.
- 3) $\psi\mathbf{W}\phi$ – Weak Until ϕ : holds if ψ is true for *at least*
 all states until ϕ becomes true or ψ is globally true if
 ϕ never becomes true.
- 4) $\mathbf{Y}\phi$ – Yesterday ϕ (a.k.a. previous ϕ): holds if ϕ was
 true in the previous system state.

C. Run-Time Exploits and Software Isolation

Run-time software attacks allow an adversary (\mathcal{Adv}) to
 remotely alter the intended behavior of a program. The
 majority of program instructions execute sequentially, how-
 ever so-called *branching instructions* (e.g.,: function calls,
 returns, if statements, and loops) can alter this sequence.
 Thus, branching instructions define the program's intended
control flow. If certain vulnerabilities are present, \mathcal{Adv} can

hijack these instructions and change the software’s intended behavior. For example, buffer overflows [6], [7] overrun a buffer’s allocated memory to corrupt adjacent stack memory and potentially the current function’s return address. As such, \mathcal{Adv} can craft malicious oversized buffer inputs, overwrite return addresses, and force a jump to some \mathcal{Adv} -defined address. Consequently, this leads to well-known attacks, such as control flow hijacking [30], [31], code injection [32], [33], and Return Oriented Programming (ROP) [2], [3], [4], [5]. For an overview of run-time software vulnerabilities and their consequences see [1].

The recurrence of run-time exploits has led to various mitigation (see Section VII). Among them, isolation techniques are the predominant method to prevent programs from interfering with each other. In particular, they aim to protect a given process from tampering by another malicious/compromised task executing on the same device. Higher-end devices (e.g., general-purpose computers and servers) rely on virtual memory to enforce interprocess isolation. On these devices, unprivileged processes (typically all processes but the Operating System (OS)) can only stipulate memory accesses via virtual addressing. An MMU in the CPU translates each virtual access to a physical address in real-time. These translations are only configurable by privileged software (typically the OS). Therefore, as long as the MMU is securely configured, unprivileged processes cannot interfere with each others’ control flow, code, or data. Notably, MMU-based isolation assumes the OS is vulnerability-free. This implies a large TCB, often including low-level code (i.e., device drivers), and has led to numerous attacks on OS implementations [34], [35], [36].

Regardless of their benefits or shortcomings, the hardware cost of virtual memory and MMU-based isolation is prohibitive for MCUs. Lower-end MCUs often have no support for isolation (e.g., TI MSP430 and AVR ATmega) whereas higher-end MCUs (e.g., some ARM Cortex-M MCUs) feature less expensive MPUs. MPUs are hardware monitors that configure physical memory regions with different read, write, and execute permissions for privileged and unprivileged software. MPUs can protect security-critical code against tampering by enforcing 1) read-only permissions for critical code sections and 2) data execution prevention for data segments. Similar to MMUs, MPUs are configured by privileged software (e.g., an embedded OS, such as FreeRTOS [18]). Thus, MPUs must also trust the OS, as the OS can freely configure the MPU.

Some higher-end MCUs are also equipped with TrustZone-M [37]. TrustZone is an architectural extension that divides MCU hardware, software, and data into a Secure and Nonsecure world. The Secure world is an isolated execution environment for security-critical software. The Secure world can only be called from the Nonsecure world through secure entry points called Nonsecure Callables (NSCs). To enable this separation, TrustZone adds new hardware extensions to the MCU. The Secure Attribution Unit (SAU) and Implementation Defined Attribution Unit (IDAU) [38] mark memory as Secure, Nonsecure, and Nonsecure Callable. This assigns the memory to the corresponding world and marks it as an NSC, respectively. The IDAU defines a base memory configuration that the SAU can overwrite to elevate their definitions. While

the SAU and IDAU divide memory between two worlds, they do not provide further separation within each world nor prevent vulnerabilities in the Secure world from compromising the Nonsecure world. As such, the SAU and IDAU enforce configurations defined by an additional level of privilege.

We note that, the premise of the existing controls is that security-critical sections can be determined a priori. *UCCA (this work) is rooted in the different and complementary premise that untrusted code segments, i.e., those more likely to contain software vulnerabilities can also be enumerated a priori.* We stress that this does not require that *UCCA* pinpoints/identifies vulnerabilities themselves (a much harder task) but rather allows for defining “less trusted” code sections. As discussed earlier, run-time attacks typically originate from well-known code sections, e.g., low-level I/O manipulation exposed to malformed/malicious inputs and third-party (often closed-source) code. Thus, these components are good candidates for compartmentalization in *UCCA*. Once untrusted code segments are defined, *UCCA* prevents attacks in these regions (if any) from escalating to the remainder of the system. Therefore, *UCCA* can work in tandem with existing hardware to not only protect security-critical code from the rest of the MCU software but also ensure that likely vulnerable code segments, if/when exploited, cannot escalate to the rest of the system. Importantly, *UCCA*’s design allows isolation within privileged software for increased protection even against privileged vulnerabilities.

III. UCCA OVERVIEW

UCCA is a hardware monitor that isolates untrusted code compartments (*UCCs*) from the rest of the system. What constitutes untrusted code varies with application domains and developer-defined security policies. As such, *UCCs* are flexible to allow for different isolation cases. *UCCs* contain executables and are defined by their first and last addresses in physical memory; namely UCC_{\min} and UCC_{\max} (recall from Section II-A that MCUs execute instructions in-place, physically from program memory). *UCC* locations in memory are configurable and can have arbitrary size. All *UCC* definitions ((UCC_{\min}, UCC_{\max}) pairs) are stored in a reserved and protected part of physical memory denoted the “Configuration Region” (*CR*). Their values are loaded to *CR* when the MCU is physically programmed/flushed and *UCCA* prevents *CR* from being overwritten at run-time. Thus, once defined, *UCCs* cannot be changed or disabled by any software.

To isolate each *UCC*, *UCCA* monitors CPU signals to enforce two properties, Return and Stack Integrity. Return integrity prevents invalid returns (as well as any other malicious jumps) from *UCCs*. Whenever execution enters a *UCC*, *UCCA* saves a copy of the return address. Then, when *UCC* finishes running, *UCCA* enforces that execution returns to this previously saved value. This prevents any control flow attacks within *UCC* from escalating to the rest of the system. Stack integrity creates an isolated stack frame for each *UCC*. This isolated frame allows code within *UCC* to write to the stack and heap while preventing modifications to stack memory belonging to functions external to *UCC*. Stack integrity also ensures the stack pointer is properly set when returning from

315 *UCC*. This stops attempts to corrupt data in use by other
 316 functions in the same device.

317 Despite these restrictions, *UCCs* remain interruptible. If a
 318 *UCC* is interrupted, *UCCA* loosens return integrity to allow
 319 execution to jump to the associated ISR. Once outside the
 320 *UCC*, stack integrity is disabled allowing the interrupt to edit
 321 the stack as needed. While interrupted, *UCCA* maintains the
 322 saved return address and isolated stack frame. Then, when
 323 execution returns to *UCC*, return and stack integrity are re-
 324 enforced. A malicious interrupt could abuse this behavior to
 325 break *UCCA*'s protections. Nonetheless, *UCCA* allows any
 326 untrusted ISR to also be confined within a dedicated *UCC*
 327 thus preventing control flow and stack tampering that could
 328 otherwise originate from the malicious ISR. While isolated,
 329 these ISRs remain interruptible allowing for nested interrupts.

330 If either of the aforementioned rules are violated, *UCCA*
 331 triggers an exception, preventing *UCC* execution from con-
 332 tinuing. Since, our prototype MCU, the MSP430, treats all
 333 exceptions with a device reset, we use the same mechanism.
 334 However, other types of (software-defined) exception handling
 335 are also possible. While resetting the device can impact
 336 availability, any *Adv* can already use run-time attacks to force
 337 device resets (e.g., by jumping to an invalid address among
 338 other exceptions). Thus, *UCCA*'s exception handling does not
 339 provide *Adv* with more capabilities than already available.

340 A. Adversary (*Adv*) Model

341 We assume an *Adv* that attempts to fully compromise
 342 the MCU software state. We assume that one or more *UCC*
 343 resident programs contain vulnerabilities that enable control
 344 flow hijacks, ROP, and code injection attacks. Code external
 345 to *UCCs* is assumed to be benign. We emphasize that being
 346 privileged does not imply being trusted. Thus, risky privileged
 347 code can be defined as untrusted in *UCCA*. *Adv*'s goal is
 348 to exploit *UCC*-resident and vulnerable code to compromise
 349 (otherwise benign) code outside *UCCs*, by tampering with
 350 its control flow, program memory, or data. In other words,
 351 *Adv* aims to escalate a *UCC*-resident vulnerability to com-
 352 promise the rest of the system. Physical/hardware tampering
 353 attacks are out of the scope of this article. In particular, we
 354 assume that *Adv* cannot modify/disable the physical hardware,
 355 induce hardware faults, or bypass *UCCA* formally verified
 356 hardware-enforced rules. Protection against physical *Adv* and
 357 hardware-invasive attacks is considered orthogonal and can
 358 be obtained via physical access control and standard tamper-
 359 resistance techniques [39].

360 B. *UCCA* Architecture

361 Fig. 1 depicts *UCCA*'s architecture. *UCCA* adds a new
 362 hardware monitor, denoted HW-Mod to the underlying MCU.
 363 *UCCA* also reserves a dedicated region in memory to store
 364 *UCC* configurations, i.e., *CR*. *CR* stores the address of each
 365 region's first and last instruction. The size of *CR* varies
 366 with the number of simultaneous *UCCs* supported. HW-Mod
 367 monitors the values within *CR* to create isolated regions in
 368 memory. To detect violations, HW-Mod also monitors six
 369 additional signals from the MCU's core:




Fig. 1. *UCCA* hardware architecture illustrating one *UCC*.

TABLE I
UCCA NOTATION

Notation	Description
<i>UCC</i>	Untrusted Code Compartment: An untrusted memory region
<i>UCC_{min}</i>	The address of the first instruction of <i>UCC</i>
<i>UCC_{max}</i>	The address of the final instruction of <i>UCC</i>
<i>CR</i>	Configuration Region: Protected memory region that stores <i>UCC_{min}</i> and <i>UCC_{max}</i> for each <i>UCC</i>
<i>PC</i>	The current value of the Program Counter
<i>D_{addr}</i>	The memory address accessed by an MCU memory access
<i>W_{en}</i>	A 1-bit signal set when the MCU is writing to memory
<i>SP</i>	The memory address of the current top of the stack
<i>IRQ_{jmp}</i>	A 1-bit signal set if a jump to an interrupt is occurring
ISR	An Interrupt Service Handler executed for a given interrupt
<i>OP_{ret}</i>	The return address of call, interrupt, and exec instructions
<i>reset</i>	A 1-bit signal indicating a violation occurred and resetting the MCU
<i>reset_{ucca}</i>	A copy of the <i>reset</i> signal used by each sub-module
<i>RET_{exp}</i>	The expected return address of <i>UCC</i> saved by <i>UCCA</i>
<i>BP</i>	The address of the bottom of <i>UCC</i> 's isolated stack frame

- 1) The program counter (*PC*), containing the address of the 370
currently executing instruction. 371
- 2) The data address access signal (*D_{addr}*), containing the 372
memory address accessed by the current instruction (if 373
any). 374
- 3) The write enable bit (*W_{en}*), indicating if the current 375
memory access (if any), is a write access. 376
- 4) The stack pointer (*SP*), indicating the memory address 377
of the last data element added to the stack. 378
- 5) The interrupt jump bit (*IRQ_{jmp}*), indicating if a jump to 379
an ISR is occurring. 380
- 6) The operation return (*OP_{ret}*), containing the return 381
address saved when call, interrupt, or exec instructions 382
occur. 383

384 If a violation of *UCCA* properties occurs, a 1-bit *reset* output 384
signal is set. This signal resets the MCU core immediately, i.e., 385
before executing the following instruction. As noted earlier, we 386
treat violations with resets for simplicity but software-based 387
exception handling is also possible. HW-Mod runs in parallel 388
with the MCU core to monitor these values for each executed 389
instruction. Table I summarizes these signals and the notation 390
used in the remainder of this article. 391

392 HW-Mod is composed of multiple submodules that enforce 392
different *UCCA* properties. The *CR* Integrity submodule 393
protects *CR* (which stores *UCC* definitions) from being over- 394
written at run-time. The Return Integrity submodule enforces 395
correct returns from *UCCs*. The Stack Integrity submodule 396
prevents a *UCC* from corrupting the stack pointer or over- 397
writing external data in the MCU stack. Finally, the *UCC* 398
State submodule determines whether a *UCC* is executing. This 399
state is used by the Return and Stack Integrity submodules. 400

401 A dedicated instance of the UCC State, Return Integrity, and
402 Stack Integrity submodules is required for each isolated *UCC*.

403 C. *UCCA Versus Existing Hardware*

404 As discussed in Section I, some MCUs have MPU support
405 to protect memory regions. Therefore, a natural path to obtain
406 untrusted code compartmentalization is with this existing
407 support. Current MPUs enable the configuration of read,
408 write, and execute permissions for up to 16 physical memory
409 regions [40]. These permissions are further split for privileged
410 and unprivileged software, however, unprivileged code cannot
411 have more permissions than privileged code [15], [40].

412 To isolate untrusted code, the MPU must first separate the
413 untrusted code from the rest of the program. This can be done
414 by setting the untrusted code as unprivileged and the remainder
415 of the binary as privileged. Then, the privileged code can be
416 marked executable in privileged mode while the unprivileged
417 (untrusted) code is executable in both contexts. This allows
418 the application to freely call the untrusted code but prevents
419 the untrusted code from jumping back into the rest of the
420 binary. However, this does not prevent untrusted code from
421 accessing other untrusted regions. As all untrusted code is
422 unprivileged and executable by unprivileged code, independent
423 untrusted segments can freely call each other, preventing
424 isolation between untrusted regions. Similarly, the remainder
425 of the application is now privileged. As privileged code can
426 overwrite the MPU (and other system-level) configurations,
427 this greatly increases the system’s TCB. Also as the MPU
428 only supports two privilege levels, isolating untrusted code
429 prevents the MPU from isolating security-critical system code
430 from applications in general.

431 While this model achieves isolation of untrusted code, it
432 also prevents its execution outright. Since, untrusted code
433 is unprivileged it cannot jump back into the now privileged
434 application, thus execution cannot return from the untrusted
435 region. Remediating this requires an “exit region” to handle
436 these transitions. This privileged region needs to be executable
437 to unprivileged (untrusted) code and all unprivileged return
438 instructions must be instrumented to jump to the exit region.
439 The exit region must also enforce return integrity. However, this
440 requires saving the return address when calling untrusted code.
441 As such, all branch instructions that could call untrusted code
442 (including all dynamic branches) must also be instrumented.

443 For stack integrity, the MPU must define another region
444 around the current stack when entering an untrusted region
445 and mark it as read-only to unprivileged code. Moreover, the
446 MPU would also need to maintain a shadow stack [41], [42]
447 of return addresses and protected stack definitions otherwise
448 when untrusted regions call each other, the current return
449 address and protected stack region would be overwritten, re-
450 exposing the system to an attack.

451 Due to these requirements, implementing a single MPU *UCC*
452 would require at least four MPU regions. It also requires heavy
453 binary instrumentation and dynamic MPU reconfiguration
454 leading to increased run-time overheads. Isolating multiple
455 regions further requires the implementation of a shadow stack.
456 MPU-based *UCCs* would also require disabling interrupts when

executing *UCC*-resident code. Otherwise, *Adv* could leverage 457
interrupts to break isolation as they are privileged [43]. Thus, 458
MPU-based untrusted code isolation results in large run-time 459
and storage overheads as well as precludes applications’ real- 460
time response to asynchronous events. 461

One could also attempt to port TrustZone controls into 462
an untrusted code isolation mechanism. However, similar to 463
the MPU case, this would also have many limitations. A 464
TrustZone-based implementation would require all untrusted 465
code to be in the Nonsecure world, while the rest of the 466
application would execute in the Secure world. This would 467
greatly increase the Secure world TCB. Similarly, this configu- 468
ration would prevent TrustZone from isolating security-critical 469
code from the rest of the application. Again similar to 470
MPU, TrustZone cannot mutually isolate different untrusted 471
code sections alone. Instead, TrustZone-equipped MCUs often 472
work alongside an MPU to provide further separation within 473
each world. However, this requires the MPU be reconfigured 474
between worlds, increasing the system’s run-time overhead. 475
Similarly, all calls to and returns from (including interrupts) 476
untrusted code will require execution to change worlds. This 477
requires a context switch where the Secure world’s state is 478
saved/restored and the MPU configuration is updated before 479
execution continues. Along with this, any Secure world data 480
passed to untrusted code must be marshaled (copied) to the 481
Nonsecure world and any results must be marshaled back. All 482
this saving, copying, and configuring greatly increases the run- 483
time overhead of the system. 484

485 IV. *UCCA* DETAILS: FORMAL SPECIFICATION AND 486 VERIFIED IMPLEMENTATION

487 We now discuss *UCCA* in detail. Our discussion focuses on 488
a single *UCC* as multiple *UCCs* are obtained by simply instan- 489
tiating multiple units of the same hardware modules (one per 490
additional *UCC*). To formally verify *UCCA*’s implementation, 491
we formalize each of *UCCA*’s security properties using LTL. We 492
then design FSMs to enforce these requirements. The individual 493
FSMs are implemented in Verilog HDL and combined into one 494
Verilog design for HW-Mod (as shown in Fig. 1). Finally, HW- 495
Mod and each submodule are automatically translated to the 496
SMV model checking language [44], using Verilog2SMV [28]. 497
The resulting SMV models are checked against all required 498
LTL specifications, using the NuSMV model checker [27], to 499
produce a proof of the correctness of *UCCA*’s implementation 500
with respect to the LTL.

501 *UCCA* modules are implemented as mealy FSMs (where 502
outputs change with the current state and current inputs). Each 503
FSM has one output: a local *reset*. *UCCA*’s output *reset* is 504
given by the disjunction (logic *or*) of the local *reset*-s of 505
all submodules. Thus, a violation detected by any submodule 506
causes *UCCA* to trigger an immediate MCU reset. To ease 507
presentation, we do not explicitly represent the value of the 508
reset output in our FSMs. Instead, we define the following 509
implicit representation:

- 510 1) *reset* is 1 whenever an FSM transitions to the *Reset* state;
- 511 2) *reset* remains 1 until transitioning out of the *Reset* state;
- 512 3) *reset* is 0 in all the other states.

$\mathbf{G} : \{reset \implies [(\neg(PC \in UCC) \wedge (\mathbf{X}(PC) \in UCC) \implies (\mathbf{X}(RET_{exp}) = OP_{ret}) \vee reset)\mathbf{W}(PC \in UCC)]\}$	(2)
$\mathbf{G} : \{\neg(PC \in UCC) \wedge (\mathbf{Y}(PC) \in UCC) \wedge \neg\mathbf{Y}(IRQ_{jmp}) \implies [(\mathbf{X}(PC) \in UCC \implies (\mathbf{X}(RET_{exp}) = OP_{ret}) \vee reset)\mathbf{W}(PC \in UCC)]\}$	(3)
$\mathbf{G} : \{(PC \in UCC) \wedge \neg(\mathbf{Y}(PC) \in UCC) \implies [(\mathbf{X}(RET_{exp}) = RET_{exp}) \vee reset)\mathbf{W}(\neg(PC \in UCC))]\}$	(4)
$\mathbf{G} : \{\neg(PC \in UCC) \wedge (\mathbf{Y}(PC) \in UCC) \wedge \mathbf{Y}(IRQ_{jmp}) \wedge \neg\mathbf{Y}(reset) \implies [(\mathbf{X}(RET_{exp}) = RET_{exp})\mathbf{W}((PC \in UCC) \vee reset)]\}$	(5)
$\mathbf{G} : \{\neg reset \wedge (PC \in UCC) \wedge \neg(\mathbf{X}(PC) \in UCC) \wedge \neg IRQ_{jmp} \implies (\mathbf{X}(PC) = RET_{exp}) \vee \mathbf{X}(reset)\}$	(6)

Fig. 2. Return integrity module LTL specifications.

513 Note that, all FSMs remain in the *Reset* state until $PC = 0$,
 514 which signals that the MCU reset routine is finished.

515 A. Defining Isolated UCCs

516 Each *UCC* is defined by the first and last addresses of
 517 its code: UCC_{min} and UCC_{max} , respectively. They mark the
 518 untrusted executable's location in memory. While *UCC* can
 519 have arbitrary size, the smallest unit of code *UCCA* can
 520 isolate is a single function, where UCC_{min} and UCC_{max}
 521 are the addresses of the first and last instruction in the
 522 function, respectively. Attempts to isolate smaller regions (i.e.,
 523 partial functions) would result in return integrity violations.
 524 Also, *UCCs* should not partially overlap, since each *UCC* is
 525 an independent code section. As such, partially overlapping
 526 regions would again cause return integrity violations. While
 527 partially overlapping *UCCs* are invalid, *UCCA* allows nested
 528 *UCCs*. Nested *UCCs* support different levels of distrust within
 529 an untrusted compartment, further constraining vulnerabilities
 530 within the inner *UCC* from spreading to the outer region.
 531 Similarly, each *UCC* must be self-contained, i.e., include
 532 the untrusted code and its dependencies (such as callback
 533 implementations it relies upon). All other/trusted code should
 534 remain outside *UCC* limiting its exposure to the potentially
 535 vulnerable code within *UCC*.

536 B. Integrity of UCC Boundaries

537 UCC_{min} and UCC_{max} can vary depending on the
 538 untrusted executable being compartmentalized. During cross-
 539 compilation/linking, appropriate *UCC* values are determined
 540 and stored in *CR* at load time. At run-time, *UCCA* uses the
 541 values stored in *CR* to monitor the execution of *UCC*-resident
 542 code. To prevent *Adv* from altering UCC_{min} and UCC_{max} at
 543 run-time (effectively disabling *UCCA*), *UCCA*'s *CR* integrity
 544 submodule ensures *CR* is immutable. *CR* integrity is defined
 545 in LTL specification 1 which states that at all times (\mathbf{G} LTL
 546 quantifier) *UCCA* sets $reset = 1$ if an attempt to write to *CR*
 547 is detected. Attempts to write to *CR* are captured by checking
 548 if the W_{en} bit is set while the D_{addr} signal points to a location
 549 within *CR* reserved memory. This ensures that *UCC* definitions
 550 cannot be changed at run-time

$$551 \quad \mathbf{G} : \{(D_{addr} \in CR) \wedge W_{en} \implies reset\}. \quad (1)$$

552 The *CR* integrity FSM is formally verified to adhere to
 553 LTL specification 1. Due to its relative simplicity, we do not
 554 visualize the FSM. The FSM has two states: *Run* and *Reset*.
 555 The *Run* state represents the MCU's normal operation. If an
 556 attempt to write to *CR* is detected the state transitions to *Reset*.
 557 The FSM remains in this state until the reset process has been

completed (indicated by having $PC = 0$) at which point the
 FSM transitions back to the *Run* state.

560 C. Enforcing UCC Return Integrity

561 Return integrity prevents control flow attacks within *UCC*
 562 from escalating to the rest of the system by ensuring that *UCC*
 563 returns to the correct address (disallowing any jumps from
 564 within *UCC* to an invalid external location). Since, *UCC* has
 565 to isolate at least one function, execution must enter *UCC*
 566 through a call or interrupt (*irq*) instruction and leave through
 567 a return instruction. *UCCA* leverages this behavior to provide
 568 return integrity, by saving the correct return address internally
 569 (RET_{exp}) when *UCC* is called. Then, when execution returns
 570 from *UCC*, *UCCA* checks that the actual return address
 571 matches RET_{exp} . Fig. 2 depicts the LTL specifications defined
 572 to enforce return integrity.

573 *UCCA* saves the return address rather than protecting its
 574 value on the stack as return instructions assume that the
 575 return address is at the top of the stack when called. In
 576 benign circumstances, this holds as data on the stack is freed
 577 ("popped") before a return. However, as *UCC* is assumed to be
 578 vulnerable, execution can jump directly to a return instruction
 579 bypassing the required "pops." Thus, protecting the return
 580 address alone would not prevent this type of attack.

581 To check that *UCC* returns to the correct location, *UCCA*
 582 must first save the correct return address. LTLs 2 and 3 specify
 583 how RET_{exp} is saved. Both statements stipulate that when
 584 execution enters *UCC*, *UCCA* sets RET_{exp} to the correct return
 585 address (OP_{ret}) otherwise the device is in an invalid state
 586 (*reset*). Whether the execution is entering *UCC* is determined
 587 by the current and next PC values. The next value of PC
 588 is represented using the LTL $neXt$ operator $X(PC)$. If the
 589 current value of PC is outside *UCC* and $X(PC)$ is within *UCC*,
 590 execution is entering *UCC*. OP_{ret} is the correct return address
 591 as OP_{ret} is the return address written to the stack by the
 592 MCU core. Both statements are also conditioned on $W(PC \in$
 593 *UCC*). This states that this RET_{exp} saving behavior is true
 594 until execution enters *UCC* (or always true should execution
 595 never enter *UCC*). In other words, this behavior is only true
 596 for the next execution of *UCC*. While both specifications
 597 are similar, LTL 3 states that when *UCC* finishes executing,
 598 the correct return address is saved the next time execution
 599 enters *UCC*. Whether the execution of *UCC* is finished is
 600 determined by the current and previous values of PC and
 601 the previous value of IRQ_{jmp} . Previous values are represented
 602 using the LTL Yesterday operator (i.e., $Y(PC)$). The IRQ_{jmp}
 603 signal indicates if a jump to an ISR is occurring. If PC was
 604 previously within *UCC* and is now outside *UCC*, execution
 605 has left *UCC*. If execution left *UCC* (and this was not due to

606 an interrupt: $\neg Y(IRQ_{jmp})$), then UCC has finished executing.
 607 Since, this statement conditions the next execution of UCC
 608 on the previous iteration, it guarantees that the correct return
 609 address is saved every time UCC is called, except for its first
 610 execution. Instead, LTL 2 ensures the proper return address
 611 is saved for this initial execution. LTL 2 states that after a
 612 device reset, the next time execution enters UCC , OP_{ret} is
 613 saved to RET_{exp} . $UCCA$ always initializes in a reset condition.
 614 As such, at boot, this statement also applies. Taken together,
 615 LTL statements 2 and 3 ensure that RET_{exp} stores the correct
 616 value whenever UCC is called.

617 Once saved, RET_{exp} must remain fixed until UCC finishes
 618 executing to ensure that return integrity only allows valid
 619 return addresses. Thus, RET_{exp} is immutable while executing
 620 UCC . This property is defined in LTL 4. Entrance to UCC
 621 is again determined using the current and previous value of
 622 PC. If PC is currently within UCC and the previous value was
 623 outside UCC , then execution has just entered UCC . RET_{exp} 's
 624 immutability is captured by checking that the current value
 625 of RET_{exp} always matches the next ($X(RET_{exp})$) while within
 626 UCC ($W(\neg(PC \in UCC))$). However, UCC is interruptible so
 627 to ensure that RET_{exp} remains correct, RET_{exp} must also be
 628 immutable across interrupts. LTL 5 describes this behavior and
 629 states that, when execution leaves UCC due to an interrupt and
 630 the device is not resetting ($\neg Y(reset)$), RET_{exp} is immutable
 631 until execution of UCC resumes, or until a device reset
 632 occurs. Added together these two specifications ensure that
 633 once execution of UCC begins, RET_{exp} cannot change until it
 634 finishes or the device resets.

635 Finally, return integrity is described in LTL 6. This speci-
 636 fication states that when execution exits UCC (not due to an
 637 interrupt), an exception (reset) is triggered unless the actual
 638 and saved return addresses match. Unlike specifications 3
 639 and 5, exiting a region is detected using the current and next
 640 value of PC. Specifically, execution is exiting the region if PC
 641 is currently in UCC and the $X(PC)$ is outside UCC . Due to
 642 this, $X(PC)$ is the actual value of the return address. Therefore,
 643 $UCCA$ compares RET_{exp} to $X(PC)$ and sets $reset = 1$ if a
 644 violation is detected.

645 Fig. 3 depicts the Verilog FSM implemented by the return
 646 integrity submodule and formally verified to simultaneously
 647 adhere to LTL specifications 2–6. The FSM defines four states:
 648 1) *Out*, 2) *In*, 3) *IRQ*, and 5) *Reset*. *Out* represents when PC is
 649 outside of UCC . Once execution enters UCC ($PC \in UCC$), the
 650 FSM transitions to *In*. While executing UCC , the FSM remains
 651 in the *In* state. If an interrupt occurs while within UCC , the
 652 FSM transitions to the *IRQ* state. If execution has just entered
 653 UCC when an interrupt occurs, it is also possible for *Out* to
 654 transition directly to the *IRQ* state. *IRQ* represents when UCC
 655 has been interrupted. While in *IRQ*, RET_{exp} is maintained.
 656 *IRQ* transitions back to the *In* state once UCC resumes. When
 657 the execution leaves UCC ($\neg(PC \in UCC)$) (not due to an
 658 interrupt), if execution returns to the expected memory address
 659 ($PC = RET_{exp}$) it is a valid return and the FSM transitions
 660 to the *Out* state. Otherwise, a violation of return integrity has
 661 occurred and the FSM transitions to the *Reset* state. Once the
 662 reset routine is completed, the FSM transitions to the *Out*
 663 state. For synchronization, *Out*, *In*, and *IRQ* also transition




Fig. 3. Verified FSM for return integrity.

to *Reset* if a violation occurs in another module or UCC ($reset_{ucca} = 1$).

D. UCC Entry and Exit Points

664 Despite being untrusted, $UCCA$ allows execution to enter
 665 and exit UCC at/from any instruction in the region. This is
 666 because $UCCA$ prevents attacks within UCC from escalating
 667 to the remainder of the system. To that end, in terms of control
 668 flow integrity (CFI), it suffices to ensure that the UCC caller
 669 code resumes correctly. As UCC -resident code is untrusted
 670 (e.g., third party libraries), $UCCA$ does not enforce properties
 671 regarding its internal behavior. By allowing arbitrary entry and
 672 exit points, multiple functions can be isolated by a single UCC
 673 and all remain directly callable by external code.

E. Protecting Stack Data Outside UCC 's Frame

674 Return integrity prevents escalation of attacks, such as
 675 control flow hijacking and ROP. However, UCC -resident code
 676 may still attempt to escalate data-flow attacks [45], [46], [47]
 677 that overwrite data on the stack or create a malicious stack.
 678 Editing the stack has no immediate effect on a program's control
 679 flow. Therefore, return integrity is not violated. However,
 680 as a program's behavior depends on its variables, editing stack
 681 data could still compromise execution integrity.

682 To prevent data-flow attacks, $UCCA$ creates an isolated stack
 683 frame for UCC . Stack frames are a memory management
 684 technique that segments the stack into different sections cor-
 685 responding to different function calls [6]. To define a frame,
 686 $UCCA$ stores the initial stack pointer (SP) of the previous
 687 instruction when entering UCC . Since, execution enters UCC
 688 through either a call or interrupt, $UCCA$ saves SP before the
 689 return address is pushed to the stack. We use this value for the
 690 base of the UCC 's frame for multiple reasons. First, this value
 691 separates non- UCC and UCC data. As no UCC -resident code
 692 has been executed yet, all UCC data will be written above this
 693 value. Second, this value is what SP should be when execution
 694 returns from UCC . When exiting UCC , the return instruction
 695 removes the return address from the stack. Thus, upon exit, SP
 696 should be the same value as before the call to UCC . We refer
 697 to the saved SP value as the base pointer (BP) in the remainder
 698 of this article. To isolate UCC 's frame, $UCCA$ blocks all the
 699 write attempts performed by UCC -resident code to addresses
 700 below BP and enforces the proper stack context ($SP = BP$)
 701 when exiting UCC .

$$\begin{aligned}
\mathbf{G} &: \{reset \implies [\neg(Y(PC) = PC) \implies (BP = Y(SP)) \vee reset] \mathbf{W}(PC \in UCC)\} & (7) \\
\mathbf{G} &: \{\neg(PC \in UCC) \wedge (X(PC) \in UCC) \implies (X(BP) = BP) \vee reset\} & (8) \\
\mathbf{G} &: \{\neg(PC \in UCC) \wedge (Y(PC) \in UCC) \wedge \neg Y(IRQ_{jmp}) \implies [(\neg(Y(PC) = PC) \implies (BP = Y(SP)) \vee reset) \mathbf{W}(PC \in UCC)]\} & (9) \\
\mathbf{G} &: \{(PC \in UCC) \wedge \neg(Y(PC) \in UCC) \implies [((X(BP) = BP) \vee reset) \mathbf{W}(\neg(PC \in UCC))]\} & (10) \\
\mathbf{G} &: \{\neg(PC \in UCC) \wedge (Y(PC) \in UCC) \wedge Y(IRQ_{jmp}) \wedge \neg Y(reset) \implies [(X(BP) = BP) \mathbf{W}((PC \in UCC) \vee reset)]\} & (11) \\
\mathbf{G} &: \{[(PC \in UCC) \wedge W_{en} \wedge (D_{addr} \geq BP)] \implies reset\} & (12) \\
\mathbf{G} &: \{\neg reset \wedge (PC \in UCC) \wedge \neg(X(PC) \in UCC) \wedge \neg IRQ_{jmp} \implies (X(SP) = BP) \vee X(reset)\} & (13)
\end{aligned}$$

Fig. 4. Stack integrity module LTL specifications.

Consequently, writes to stack variables passed by reference into UCC are also blocked as they result in writes below BP . Instead, as the heap is above the stack [48] (and thus BP) data passed by reference to UCC should first be copied to the heap. Then, when execution returns from UCC , the edited heap value can be copied back to the original. We emphasize that (contrary to writes) the stack is always readable from UCC . Thus, this marshaling is only necessary for pre-existing stack data that is meant to be written by code within a UCC . Global variables are also stored above the stack by default in the target architecture [48], [49] and thus writable by UCC -resident code. This is expected as the global variables are meant to be accessible to the whole program. Nonetheless, if desired, selected global data can be linked (at compile-time) to appear below the stack, preventing writes from UCC .

Fig. 4 lists the LTL statements defined to enforce stack integrity. LTL 7 states that after a reset, whenever the executing instruction changes ($\neg(Y(PC) = PC)$) BP contains the previous value of SP ($BP = Y(SP)$) until execution enters UCC . While BP saves the previous SP , this actually represents the initial SP for the current instruction. Thus, when UCC is called, BP holds the value of SP before the return address is pushed to the stack. By conditioning on a reset, this statement ensures that BP is correct when calling UCC for the first time. LTL 9 similarly states that when UCC finishes executing, BP stores the previous value of SP whenever the current instruction changes until execution re-enters UCC . This rule ensures the BP is also correct on all the subsequent executions of UCC . Once UCC is running, LTLs 10 and 11 ensure BP cannot be changed. LTL 10 states that when execution enters UCC , BP is immutable until execution leaves UCC . LTL 11 states that if UCC is interrupted, BP is immutable until UCC resumes or a reset occurs. Together these statements ensure that once in UCC , BP cannot be changed until the execution of UCC completes. However, the value of BP is ambiguous when execution enters UCC . At this instance, LTLs 7 and 9 do not hold, but, LTL 10 only holds from this point forward. Thus, to ensure BP is still correct LTL 8 states that when execution is entering UCC , BP does not change ($X(BP) = BP$). Combined with LTLs 7 and 9, these statements ensure that BP is properly set whenever execution enters UCC .

$UCCA$'s stack frame isolation is defined in LTL specification 12. This specification states that, at all times, $UCCA$ sets $reset = 1$ if execution is within UCC and attempts to write to the stack outside its stack frame. Writes outside the isolated frame are captured by the W_{en} bit being set while the D_{addr} signal points to a location below BP . D_{addr} is below BP if




Fig. 5. Verified FSM for stack integrity.

$D_{addr} \geq BP$ as the stack grows toward 0. Hence, values below BP have a larger address than BP . Stack isolation ensures that the UCC -resident code cannot tamper with data memory in use by the remainder of the system.

Finally, LTL 13 ensures that the stack pointer is properly restored before execution leaves UCC . It states that, if the device is not already resetting and execution is leaving UCC (not due to an interrupt), the next SP should be BP ($X(SP) = BP$). Since, BP represents the value of SP at the start of the call to UCC , this check enforces that SP returns to the same value as before executing UCC . This prevents an adversary from corrupting SP such that malicious data written to the stack by UCC resident code is used by non- UCC code.

Fig. 5 depicts the Verilog FSM implemented by the stack integrity module and formally verified to adhere to LTL specifications 7–13. The FSM defines four states: 1) Out , 2) In , 3) IRQ , and 4) $Reset$. The stack integrity FSM behaves similarly to the return integrity FSM with a few exceptions. First, when in the IRQ state, BP is maintained until the execution of UCC is resumed rather than RET_{exp} . Similarly, when transitioning to Out , SP must equal to BP otherwise the FSM transitions to the $Reset$ state. Finally, while in UCC , any write below BP will violate the stack isolation and cause the FSM to transition to the $Reset$ state.

V. SECURITY ANALYSIS

Recall from Section III-A that \mathcal{Adv} aims to escalate vulnerabilities located within $UCCs$ to compromise the remainder of the system with attacks, such as control flow hijacks, ROP, data corruption, and code injection. In this section, we argue that such attempts are unsuccessful due to $UCCA$ guarantees.

783 *Adv* may try to leverage vulnerabilities to alter the control
 784 flow of the binary and jump to an arbitrary location in memory.
 785 For this, *Adv* would need to exploit a branching instruction,
 786 such as a return, within a *UCC*. *Adv* would either need
 787 to overwrite a return/jump address on the stack or cause
 788 data on the stack to be misinterpreted as an address. Using
 789 vulnerabilities within *UCC*, *Adv* could attempt to hijack an
 790 intermediate instruction or the final return instruction to jump
 791 to an arbitrary address. However, this malicious jump would
 792 not match the saved return address (LTLs 2–5) and the attack
 793 would be stopped (LTL 6).

794 *Adv* could also attempt to overwrite code in program
 795 memory or data on the stack. Both scenarios would allow *Adv*
 796 to alter program behavior outside *UCC*s. Program memory is
 797 located below the stack, thus always outside *UCC*'s isolated
 798 stack frame. Similarly, all non-*UCC* data falls below its
 799 frame's *BP*, and is outside *UCC*'s isolated frame. As such,
 800 *Adv* cannot overwrite code in program memory and non-*UCC*
 801 data on the stack (LTLs 7–12). *Adv* could also attempt to
 802 write malicious data to the stack and corrupt *SP* such that the
 803 device uses the malicious stack once execution leaves *UCC*.
 804 However, this would require *SP* not be equal to *BP* when
 805 leaving *UCC* which is prevented by stack integrity (LTLs 7–11
 806 and 13). Finally, *Adv* could attempt to inject and execute code
 807 on the stack or heap, however *UCCA* prevents this as executing
 808 data memory requires execution to leave *UCC* violating return
 809 integrity (LTLs 2–6).

810 Interrupts can bypass the isolation enforced by *UCCA*. As
 811 such, *Adv* may try to abuse this behavior and exploit an
 812 interrupt to escape *UCCA*'s restriction. However, similar to
 813 any untrusted code in *UCCA*, if an ISR is untrusted, it can also
 814 be defined as a *UCC*. As a consequence, since the untrusted
 815 interrupt is isolated, return and stack integrity prevent it from
 816 escalating to the remainder of the system (LTLs 2–13). *Adv*
 817 could also attempt to overwrite the address of an ISR in
 818 the Interrupt Vector Table (IVT). This would cause execution
 819 to jump to an *Adv* defined value, whenever the corrupted
 820 interrupt is triggered. Similar to program memory, IVT is
 821 stored below the stack. As such it is always outside *UCC*'s
 822 isolated stack frame and not writable by *Adv* (LTLs 7–12).

823 Finally, *Adv* may attempt to disable *UCCA* and break
 824 isolation by overwriting *UCC* region definitions stored in *CR*.
 825 However, *CR* is immutable at run-time (LTL 1). The only way
 826 to overwrite *CR* is by physically reprogramming the MCU
 827 which contradicts the *Adv* model.

828 VI. PROTOTYPE AND EVALUATION

829 We implemented *UCCA* on the OpenMSP430 core [48].
 830 *UCCA* realizes the hardware architecture depicted in Fig. 1.
 831 Along with HW-Mod, we implement a simple peripheral mod-
 832 ule for *CR*. The peripheral module allows for *UCC* definitions
 833 to be stored and accessed by HW-Mod at a predefined fixed
 834 data memory location. We use Xilinx Vivado [50] to synthesize
 835 an RTL prototype of *UCCA* in real hardware. *UCCA*'s design
 836 was deployed on a Basy3-3 prototyping board [51], that fea-
 837 tures an Artix-7 commodity FPGA [52]. Our implementation
 838 is available at [20].




Fig. 6. *UCCA* Evaluation: (a) HW cost comparison with 4 *UCC*s; (b) Added HW by total *UCC*s.

839 A. *UCCA* Evaluation

840 *TCB Size:* To calculate *UCCA*'s TCB size we count the
 841 amount of Verilog code needed to implement HW-Mod. Since,
 842 *UCCA* was implemented in hardware and works independently
 843 from the MCU core, *UCCA*'s TCB only consists of HW-Mod.
 844 The *UCCA* prototype with support for one *UCC* was imple-
 845 mented using 423 lines of Verilog code. Each additional *UCC*
 846 supported by *UCCA* adds another 21 lines of Verilog to the
 847 TCB, for instantiating the same modules repeatedly.

848 *Hardware and Memory Overhead:* The number of required
 849 *UCC*s is application dependent. Due to this, we measure
 850 *UCCA* considering support from one to eight *UCC*s and
 851 estimate the cost for arbitrarily many *UCC*s. The additional
 852 hardware cost is calculated by looking at the number of added
 853 Look-Up Tables (LUTs) and Registers. The increase in the
 854 number of LUTs is an estimate of the additional chip cost
 855 and size required for combinatorial logic, while the number
 856 of registers offers an estimate of the state overhead required
 857 by the sequential logic in *UCCA* FSMs. A summary of the
 858 hardware cost is shown in Fig. 6(b). To isolate a single *UCC*,
 859 *UCCA* requires an additional 86 registers and 85 LUTs. This
 860 constitutes a respective 12.4% and 4.7% increase in registers
 861 and LUTs atop the unmodified OpenMSP430 core. In the
 862 largest test, with 8 *UCC*s, *UCCA* added 331 registers and 520
 863 LUTs to the underlying system. This equates to a 47.8% and
 864 29% increase in registers and LUTs.

865 In general, *UCCA* can support arbitrarily many *UCC*s with
 866 the only limiting factor being the additional hardware cost
 867 per region. We can predict the overhead for any *UCCA*
 868 configuration as the overhead grows linearly with the number
 869 of *UCC*s. As previously stated, *UCCA* with one *UCC* adds 86
 870 registers to the MCU. However, each subsequent *UCC* added
 871 only requires an additional 35 registers. Similarly, *UCCA* with
 872 one *UCC* adds an initial 85 LUTs to the MCU. Each additional
 873 *UCC* adds on average 62 LUTs to the system (variance is due
 874 to the synthesis tool heuristic). Thus, *UCCA* with support for
 875 N *UCC*s can be estimated as

$$\text{LUTs} \approx 62 \times (N - 1) + 85 \quad (14) \quad 876$$

$$\text{Registers} = 35 \times (N - 1) + 86. \quad (15) \quad 877$$

878 *UCCA* also introduces a small storage overhead. Each
 879 *UCC*'s UCC_{\min} and UCC_{\max} are stored in *CR* in the device's
 880 peripheral memory. Each address is 2 bytes long so each
 881 *UCC* requires 4 bytes of data memory. On the OpenMSP430,
 882 peripheral memory can be between 512B and 32KB long [48].

883 Thus, each *UCC* incurs between 0.01% and 0.78% memory
884 overhead depending on the size of peripheral memory.

885 *Energy Overhead:* To evaluate the energy consump-
886 tion caused by *UCCA* added hardware, similar to prior
887 work [22], [53], [54], we use the Vivado synthesis tool [50]
888 to estimate *UCCA*'s power consumption on our FPGA proto-
889 type. We consider *UCCA* with support for 8 *UCCs*. In this
890 configuration, the MCU consumes 69 mW of static power
891 with *UCCA* accounting for 1 mW (1.45%) of the total static
892 consumption. The dynamic power consumption depends on
893 how frequently *UCCA*'s internal registers are updated. We
894 evaluate *UCCA* on an application that loops through multiple
895 function calls that modify the stack. We consider this a worst-
896 case as it causes each *UCCs*' internal RET_{exp} and *BP* to update
897 constantly. Running this application resulted in a total dynamic
898 draw of 113 mW where *UCCA* accounted for 1 mW (0.88%)
899 of this consumption. Doubling the number of *UCCs* to 16
900 increased the total dynamic draw to 114 mW. Thus, each *UCC*
901 introduces ≈ 0.125 mW of dynamic power draw.

902 *Run-Time Overhead:* *UCCA* does not modify the MCU
903 core or Instruction Set Architecture (ISA). HW-Mod per-
904 forms *UCC*-related checks in parallel with the MCU core.
905 These checks incur no extra run-time cycles to the software
906 execution and do not interfere with the MCU's ability to
907 respond to real-time events. As HW-Mod accesses memory
908 through a dedicated physical channel, separate from the normal
909 MCU core access channels, it does not cause interference or
910 contention.

911 The only source of run-time overhead in *UCCA* is due
912 to marshaling data inputs to be modified by *UCC*-resident
913 code. In these cases, the data must be first copied to the
914 designated heap region before calling *UCC*-resident code.
915 While the copying is done before *UCC* execution, it affects
916 the overall system run-time. The associated run-time depends
917 on the amount of data to be copied. In our prototype (based
918 on MSP430), copying a "word" (2 Bytes, in this 16-bit
919 architecture) requires one execution cycle of the absolute *MOV*
920 instruction. This number scales linearly with the amount of
921 data to be copied, i.e., an additional *MOV* instruction cycle is
922 required for each pair of Bytes to be copied.

923 *Formal Verification:* We verified *UCCA* on an Ubuntu
924 20.04 machine running at 3.70 GHz. Total verification time
925 was about 11.5 min with maximum memory allocation of 125
926 MB, which is within the resources of commodity computers.

927 *Test Applications:* To demonstrate *UCCA* protections, we
928 implemented multiple test applications which are also avail-
929 able and discussed in more detail in our public *UCCA*
930 release [20].

931 B. Comparative Evaluation

932 We compare *UCCA*'s overhead with three related schemes:
933 1) Sancus [22], 2) TrustLite [21], and 3) CompartOS [23].

934 Sancus provides memory isolation and attestation for shared
935 remote embedded systems. Sancus introduces the **protect**
936 and **unprotect** hardware instructions to create (and destroy)
937 isolated software modules. Isolation is enforced by defining
938 a fixed entry point for each module and using the program

939 counter to restrict access to a module's data to module resident
940 code only. Sancus also enables key storage for each module
941 to allow for remote attestation [55], [56] of the region.

942 TrustLite is another isolation architecture that isolates
943 individual software tasks or trustlets. Trustlet definitions are
944 recorded in the Trustlet Table in protected memory. For access
945 control, TrustLite uses an execution aware MPU (EA-MPU)
946 which extends the read, write, and execute permissions with
947 the current value of the program counter. This allows the EA-
948 MPU to restrict trustlet access to a predefined set of entry
949 points and prevent access to trustlet data from outside the
950 trustlet. The trustlets, Trustlet Table, and EA-MPU are all
951 configured by a privileged process named the SecureLoader
952 when the MCU boots.

953 CompartOS provides automatic software compartmentaliza-
954 tion for high-end embedded systems. CompartOS uses the
955 CHERI [57] hardware capability system for memory isolation.
956 CHERI adds the capability data type and capability-aware
957 instructions to the device's ISA. Capabilities extend integer
958 pointers with metadata, including bounds, permissions, and
959 a validity bit to assign explicit permissions to the code they
960 reference. Capabilities can also be "sealed" to link code
961 and data capabilities together and prevent their modifica-
962 tion. CompartOS uses capabilities to define compartments
963 and seals/unseals them to context switch between different
964 compartments.

965 We note that, while these approaches use hardware to isolate
966 MCU memory, they are not directly comparable to *UCCA*.
967 None of the prior work focuses on isolating untrusted code
968 sections, a feature unique to *UCCA*. Both CompartOS and
969 TrustLite target larger devices than *UCCA*. *UCCA* is more
970 comparable to Sancus as both were implemented on the
971 OpenMSP430 architecture. However, Sancus performs remote
972 attestation in addition to isolation. Despite these differences,
973 we believe that such systems are the most closely related to
974 *UCCA*. In our comparison, we consider default support for
975 four isolated regions. The comparison is displayed in Fig. 6(a).

976 *UCCA* presents lower overhead. With support for four
977 *UCCs*, it requires 13.9% of the registers and 12.1% of the
978 LUTs required by Sancus for the same number of isolated
979 regions. With support for eight *UCCs*, *UCCA* still only incurs
980 about a fourth of the overhead (24.2% registers and 22%
981 LUTs). *UCCA* performs similarly when compared to TrustLite.
982 *UCCA* uses 25.7% of the registers and 23.1% of the LUTs
983 TrustLite uses. At eight *UCCs*, *UCCA* still only uses 44.6%
984 of registers and 45.4% of LUTs used by TrustLite.

985 When compared to CompartOS, *UCCA* uses 87.9% fewer
986 registers and 97.5% fewer LUTs to isolate four compartments.
987 However, unlike Sancus and TrustLite, whose overhead scales
988 with the number of isolated regions, CompartOS has the
989 same hardware overhead, regardless of how many regions it
990 supports. As *UCCA* continues to isolate more regions, *UCCA*'s
991 overhead will eventually surpass CompartOS's. However,
992 these larger configurations are unlikely in low-end MCUs.
993 Similarly, CompartOS uses 229% more registers and 598%
994 more LUTs than the OpenMSP430 core itself. This over-
995 head shows that CompartOS is impractical for such low-end
996 MCUs.

VII. EXTENDED RELATED WORK

997
998 Aside from the techniques mentioned in Section I, there are
999 several attempts to mitigate run-time vulnerabilities on MCUs.

1000 *CFI* is a class of techniques that limit the destination of
1001 any control flow transfer to a set of valid addresses [33], [58],
1002 [59], [60]. We also include randomization techniques in this
1003 discussion [61], [62]. These approaches often use a control
1004 flow graph (CFG) or a directed graph of nodes representing
1005 atomic sections of a binary [63]. CFGs enable the enumeration
1006 of all paths through a program, however, as programs get
1007 more complex the enumeration becomes undecidable. Due to
1008 this, many schemes use imprecise approximations prone to
1009 false positives [1]. Other approaches focus solely on returns
1010 (notably, shadow stacks [42]) removing the need for path
1011 enumeration but incurring large hardware and/or software
1012 overheads [1].

1013 *MPU-based Compartmentalization* segments a binary into
1014 separate regions of memory and enforces isolation between
1015 them. Many schemes, such as ACES [15] simply use
1016 existing MPU operations to provide stronger isolation by
1017 segmenting code and enforcing well defined entry points
1018 between them [14], [15], [64], [65], [66]. Other techniques
1019 extend MPU functionality by providing new isolation criteria
1020 [17], [21], [67]. For example, Toubkal [68] adds a new
1021 hardware monitor to restrict regions to specific hardware
1022 controllers.

1023 *ISA-based Compartmentalization* adds new functionality
1024 to the MCU core itself rather than relying on hardware
1025 monitors [16], [22], [23], [69]. These controls introduce
1026 new hardware instructions to enable isolation [69], use the
1027 instruction pointer to validate memory accesses [22], and
1028 add new data types to the core [57]. ISA-based isolation
1029 requires access to the source code to recompile the binary
1030 with ISA-specific instructions. It also requires the CPU core
1031 and compiler to be trusted, increasing the system TCB and
1032 typically the hardware overhead.

VIII. TRADEOFFS AND LIMITATIONS

1033
1034 *Fixed UCC Definitions and Total Number of UCCs:* *UCCA*
1035 implements *UCC* definitions that are immutable at run-time.
1036 This enables *UCCs* within privileged code and ensures *UCCA*
1037 guarantees can not be disabled by any code at run-time.
1038 However, the total number of *UCCs* can be limiting in larger
1039 systems with more untrusted code sections to isolate. In these
1040 systems, either untrusted code must share regions or not all the
1041 untrusted code can be isolated. A tradeoff would be allowing
1042 *UCC* definitions to be configurable at run-time. This would
1043 allow for more flexibility and for *UCCs* to be reused by
1044 different code sections. However, it would introduce additional
1045 attack vectors and run-time overhead for switching the context
1046 between the *UCCs*. Alternatively, the future work could further
1047 optimize the per-*UCC* hardware cost in *UCCA*, so that more
1048 *UCCs* can be supported at the same cost.

1049 *Protecting Heap Data:* By default, *UCCA* does not prevent
1050 *UCC*-resident code from accessing heap data. This design
1051 decision is based on the premise that many simple MCU appli-
1052 cations avoid dynamic memory allocation for performance

reasons. Nonetheless, in applications that require heap alloca- 1053
tion, discretionary protection of heap data against *UCC*-code 1054
can be achieved by linking a portion of the heap to allocate 1055
below the stack. This new portion would be protected from the 1056
UCC modifications (similar to how global variables are treated 1057
in *UCCA*). A second unprotected portion of the heap could 1058
remain above the stack (where the modifications can be made 1059
by *UCCs*) and be used to share/marshal data into *UCCs*. This 1060
approach allows selected heap data to be writable to *UCCs* 1061
while protecting the remainder of the heap and the stack. It 1062
also requires no changes to the *UCCA* hardware architecture. 1063

IX. CONCLUSION

1064
1065 We proposed *UCCA*: an architecture leveraging a formally 1065
verified hardware monitor to isolate untrusted code com- 1066
partments (*UCCs*) and limit the scale of run-time attacks 1067
on MCUs. *UCCs* are configurable and have variable size, 1068
making *UCCA* compatible with different programs. Isolation 1069
of *UCCs* is enforced in hardware and cannot be disabled 1070
by compromised software. In addition, *UCCA* does not incur 1071
run-time overhead in terms of added CPU instructions/cycles. 1072
Similarly, *UCCs* remain interruptable maintaining support for 1073
real-time operations. *UCCA*'s security analysis demonstrates 1074
that, by enforcing return and stack integrity for *UCCs*, *UCCA* 1075
constrains software exploits to their origin. Our evaluation, 1076
based on an open-source and formally verified *UCCA* proto- 1077
type, shows that *UCCA* incurs small hardware overhead. 1078

ACKNOWLEDGMENT

1079
1080 The authors sincerely thank the EMSOft'24 anonymous 1080
reviewers for their constructive comments. 1081

REFERENCES

- 1082
- 1083 [1] L. Szekeres, M. Payer, T. Wei, and D. Song, "SoK: Eternal war in 1083
memory," in *Proc. S&P*, 2013, pp. 48–62. 1084
 - 1085 [2] R. Roemer, E. Buchanan, H. Shacham, and S. Savage, "Return-oriented 1085
programming: Systems, languages, and applications," *ACM Trans. Inf.* 1086
Syst. Security, vol. 15, no. 1, pp. 1–34, 2012. 1087
 - 1088 [3] S. Checkoway, L. Davi, A. Dmitrienko, A.-R. Sadeghi, H. Shacham, and 1088
M. Winandy, "Return-oriented programming without returns," in *Proc.* 1089
CCS, 2010, pp. 559–572. 1090
 - 1091 [4] T. Bletsch, X. Jiang, V. W. Freeh, and Z. Liang, "Jump-oriented 1091
programming: A new class of code-reuse attack," in *Proc. CCS*, 2011, 1092
pp. 30–40. 1093
 - 1094 [5] H. Shacham, "The geometry of innocent flesh on the bone: Return- 1094
into-libc without function calls (on the x86)," in *Proc. CCS*, 2007, 1095
pp. 552–561. 1096
 - 1097 [6] A. One, "Smashing the stack for fun and profit," *Phrack Mag.*, vol. 7, 1097
no. 49, pp. 14–16, 1996. 1098
 - 1099 [7] N. P. Smith, "Stack smashing vulnerabilities in the UNIX operating 1099
system," 1997. [Online]. Available: [https://web.eecs.umich.edu/](https://web.eecs.umich.edu/~aprakash/security/handouts/Stack_Smashing_Vulnerabilities_in_the_UNIX_Operating_System.pdf) 1100
[aprakash/security/handouts/Stack_Smashing_Vulnerabilities_in_the_](https://web.eecs.umich.edu/~aprakash/security/handouts/Stack_Smashing_Vulnerabilities_in_the_UNIX_Operating_System.pdf) 1101
[UNIX_Operating_System.pdf](https://web.eecs.umich.edu/~aprakash/security/handouts/Stack_Smashing_Vulnerabilities_in_the_UNIX_Operating_System.pdf) 1102
 - 1103 [8] "CVE-2022-24796," 2022. [Online]. Available: [https://cve.mitre.org/cgi-](https://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2022-24796) 1103
[bin/cvename.cgi?name=CVE-2022-24796](https://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2022-24796) 1104
 - 1105 [9] "CVE-2021-34527," 2021. [Online]. Available: [https://msrc.microsoft.](https://msrc.microsoft.com/update-guide/vulnerability/CVE-2021-34527) 1105
[com/update-guide/vulnerability/CVE-2021-34527](https://msrc.microsoft.com/update-guide/vulnerability/CVE-2021-34527) 1106
 - 1107 [10] T. Abera et al., "C-FLAT: Control-flow attestation for embedded systems 1107
software," in *Proc. CCS*, 2016, pp. 743–754. 1108
 - 1109 [11] M. Antonakakis et al., "Understanding the Mirai botnet," in *Proc.* 1109
USENIX Security, 2017, pp. 1093–1110. 1110
 - 1111 [12] N. Falliere et al., "W32. Stuxnet dossier," White Paper, Symantec Corp., 1111
Tempe, AZ, USA, vol. 5, no. 6, p. 29, 2011. 1112

- [13] (Arm, Cambridge, U.K.) *Arm[®] V8-M Architecture Reference Manual*. (Apr. 2022). [Online]. Available: <https://developer.arm.com/documentation/ddi0553/bs/>
- [14] A. A. Clements et al., "Protecting bare-metal embedded systems with privilege overlays," in *Proc. S&P*, 2017, pp. 289–303.
- [15] A. A. Clements, N. S. Almakhdhub, S. Bagchi, and M. Payer, "ACES: Automatic compartments for embedded systems," in *Proc. USENIX Security*, 2018, pp. 65–82.
- [16] N. S. Almakhdhub, A. A. Clements, S. Bagchi, and M. Payer, "μRAI: Securing embedded systems with return address integrity," in *Proc. NDSS*, 2020, pp. 1–18.
- [17] A. Mera et al., "D-box: DMA-enabled compartmentalization for embedded applications," in *Proc. NDSS*, 2022, pp. 1–17.
- [18] "Market leading RTOS (real time operating system) for embedded systems with Internet of Things extensions." 2024. [Online]. Available: <https://www.freertos.org/>
- [19] O. Girard, "OpenMSP430," Jun. 2009. [Online]. Available: <https://opencores.org/projects/openmsp430>
- [20] L. Tyler et al., "UCCA repository," 2024. [Online]. Available: <https://github.com/RIT-CHAOS-SEC/UCCA>
- [21] P. Koeberl, S. Schulz, A.-R. Sadeghi, and V. Varadharajan, "TrustLite: A security architecture for tiny embedded devices," in *Proc. EuroSys*, 2014, pp. 1–14.
- [22] J. Noorman et al., "Sancus: Low-cost trustworthy extensible networked devices with a zero-software trusted computing base," in *Proc. USENIX Security*, 2013, pp. 479–498.
- [23] H. Almatary et al., "CompartOS: CHERI compartmentalization for embedded systems," 2022, *arXiv:2206.02852*.
- [24] D. W. Loveland, *Automated Theorem Proving: A Logical Basis*. Amsterdam, The Netherlands: Elsevier, 2016.
- [25] E. M. Clarke Jr., O. Grumberg, D. Kroening, D. Peled, and H. Veith, *Model Checking* (Cyber Physical Systems Series). Cambridge, MA, USA: MIT Press, 2018.
- [26] D. Thomas and P. Moorby, *The Verilog[®] Hardware Description Language*. New York, NY, USA: Springer, 2008.
- [27] A. Cimatti et al., "NuSMV 2: An opensource tool for symbolic model checking," in *Proc. CAV*, 2002, pp. 359–364.
- [28] A. Irfan, A. Cimatti, A. Griggio, M. Roveri, and R. Sebastiani, "Verilog2SMV: A tool for word-level verification," in *Proc. DATE*, 2016, pp. 1156–1159.
- [29] O. Lichtenstein, A. Pnueli, and L. Zuck, *The Glory of the Past*. Heidelberg, Germany: Springer, 1985.
- [30] F. Schuster, T. Tendyck, C. Liebchen, L. Davi, A.-R. Sadeghi, and T. Holz, "Counterfeit object-oriented programming: On the difficulty of preventing code reuse attacks in C++ applications," in *Proc. S&P*, 2015, pp. 745–762.
- [31] I. Evans et al., "Control jujutsu: On the weaknesses of fine-grained control flow integrity," in *Proc. CCS*, 2015, pp. 901–913.
- [32] Y. Younan, W. Joosen, and F. Piessens, "Runtime countermeasures for code injection attacks against C and C++ programs," *ACM Comput. Surveys*, vol. 44, no. 3, pp. 1–28, 2012.
- [33] A. Francillon and C. Castelluccia, "Code injection attacks on harvard-architecture devices," in *Proc. CCS*, 2008, pp. 15–26.
- [34] "CVE-2017-0144," 2017. [Online]. Available: <https://msrc.microsoft.com/update-guide/en-US/vulnerability/CVE-2017-0144>
- [35] "CVE-2022-42719," Oct. 2022. [Online]. Available: <https://security-tracker.debian.org/tracker/CVE-2022-42719>
- [36] "CVE-2022-38040," Oct. 2022. [Online]. Available: <https://msrc.microsoft.com/update-guide/en-US/vulnerability/CVE-2022-38040>
- [37] *ARM Security Technology—Building a Secure System Using TrustZone Technology*, ARM Ltd., Cambridge, U.K., 2009.
- [38] (ARM Ltd., Cambridge, U.K.) *TrustZone Technology for Armv8-M Architecture Version 2.1*. (2019). [Online]. Available: <https://developer.arm.com/documentation/100690/0201/>
- [39] S. Ravi, A. Raghunathan, and S. Chakradhar, "Tamper resistance mechanisms for secure embedded systems," in *Proc. VLSID*, 2004, pp. 605–611.
- [40] (ARM Ltd., Cambridge, U.K.) *Chapter 5. Memory Protection Unit*. (2024). [Online]. Available: <https://developer.arm.com/documentation/ddi0290/g/memory-protection-unit>
- [41] N. Burow, X. Zhang, and M. Payer, "SoK: Shining light on shadow stacks," in *Proc. S&P*, 2019, pp. 985–999.
- [42] T. H. Y. Dang, P. Maniatis, and D. Wagner, "The performance cost of shadow stacks and stack canaries," in *Proc. CCS*, 2015, pp. 555–566.
- [43] (ARM Ltd., Cambridge, U.K.) *Armv8-M Exception Model User Guide*. (2024). [Online]. Available: <http://bit.ly/3SurBdL>
- [44] K. L. McMillan, "The SMV system," in *Symbolic Model Checking*. Boston, MA, USA: Springer, 1993, pp. 61–85.
- [45] H. Hu, S. Shinde, S. Adrian, Z. L. Chua, P. Saxena, and Z. Liang, "Data-oriented programming: On the expressiveness of non-control data attacks," in *Proc. S&P*, 2016, pp. 969–986.
- [46] S. Chen, J. Xu, and E. C. Sezer, "Non-control-data attacks are realistic threats," in *Proc. USENIX Security*, vol. 5, 2005, p. 146.
- [47] N. Bellec, G. Hie, S. Rokicki, F. Tronel, and I. Puaut, "RT-DFI: Optimizing data-flow integrity for real-time systems," in *Proc. ECRTS*, 2022, pp. 18:1–18:24.
- [48] O. Girard, "OPENMSP430," Nov. 2017. [Online]. Available: <https://schaumont.dyn.wpi.edu/ece4530f19/pdf/openMSP430.pdf>
- [49] (Texas Instrum., Dallas, TX, USA.) *MSP430F2xx, MSP430G2xx Family User's Guide*. (Aug. 2022). [Online]. Available: <https://www.ti.com/lit/ug/slau144k/slau144k.pdf>
- [50] "Vivado design suite user guide: Using the Vivado IDE," 2022. [Online]. Available: http://www.pld.ttu.edu/~alsu/DD_Vivado.pdf
- [51] "Basys 3 reference," 2024. [Online]. Available: <https://digilent.com/reference/basys3/refmanual>
- [52] "Artix-7 FPGA family," 2024. [Online]. Available: <https://www.xilinx.com/products/silicon-devices/fpga/artix-7.html>
- [53] A. Caulfield, N. Rattanavipanon, and I. De Oliveira Nunes, "ACFA: Secure runtime auditing & guaranteed device healing via active control flow attestation," in *Proc. USENIX Security*, 2023, pp. 5827–5844.
- [54] A. J. Neto, A. Caulfield, C. Alvares, and I. De Oliveira Nunes, "DiCA: A hardware-software co-design for differential checkpointing in intermittently powered devices," in *Proc. ICCAD*, 2023, pp. 1–9.
- [55] K. Eldefrawy, A. Francillon, D. Perito, and G. Tsudik, "Smart: Secure and minimal architecture for (establishing dynamic) root of trust," in *Proc. NDSS*, 2012, pp. 1–15.
- [56] I. D. O. Nunes, K. Eldefrawy, N. Rattanavipanon, M. Steiner, and G. Tsudik, "VRASED: A verified hardware/software co-design for remote attestation," in *Proc. USENIX Security*, 2019, pp. 1429–1446.
- [57] R. N. M. Watson et al., "Capability hardware enhanced RISC instructions: CHERI instruction-set architecture (version 8)," Dept. Comput. Sci. Technol., Univ. Cambridge, Cambridge, U.K., Rep. UCAM-CL-TR-951 Oct. 2020. [Online]. Available: <https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-951.html>
- [58] M. Abadi, M. Budi, Ú. Erlingsson, and J. Ligatti, "Control-flow integrity principles, implementations, and applications," *ACM Trans. Inf. Syst. Security*, vol. 13, no. 1, pp. 1–40, 2009.
- [59] G. Serra, P. Fara, G. Cicero, F. Restuccia, and A. Biondi, "PAC-PL: Enabling control-flow integrity with pointer authentication in FPGA SoC platforms," in *Proc. RTAS*, 2022, pp. 241–253.
- [60] L. Davi et al., "HAFIX: Hardware-assisted flow integrity extension," in *Proc. DAC*, 2015, pp. 1–6.
- [61] J. Shi, L. Guan, W. Li, D. Zhang, P. Chen, and N. Zhang, "HARM: Hardware-assisted continuous re-randomization for microcontrollers," in *Proc. EuroS&P*, 2022, pp. 520–536.
- [62] H. Shacham, M. Page, B. Pfaff, E.-J. Goh, N. Modadugu, and D. Boneh, "On the effectiveness of address-space randomization," in *Proc. CCS*, 2004, pp. 298–307.
- [63] F. E. Allen, "Control flow analysis," *ACM SIGPLAN Notices*, vol. 5, no. 7, pp. 1–19, 1970.
- [64] D. Kwon, J. Shin, G. Kim, B. Lee, Y. Cho, and Y. Paek, "uXOM: Efficient execute-only memory on ARMcortex-M," in *Proc. USENIX Security*, 2019, pp. 231–247.
- [65] C. H. Kim et al., "Securing real-time microcontroller systems through customized memory view switching," in *Proc. NDSS*, 2018, pp. 1–15.
- [66] A. Levy et al., "Multiprogramming a 64kB computer safely and efficiently," in *Proc. SOSP*, 2017, pp. 234–251.
- [67] F. Brasser, B. El Mahjoub, A.-R. Sadeghi, C. Wachsmann, and P. Koeberl, "TyTAN: Tiny trust anchor for tiny devices," in *Proc. DAC*, 2015, pp. 1–6.
- [68] A. Sensaoui, D. Hely, and O.-E.-K. Aktouf, "Toubkal: A flexible and efficient hardware isolation module for secure lightweight devices," in *Proc. EDCC*, 2019, pp. 31–38.
- [69] R. Strackx, F. Piessens, and B. Preneel, "Efficient isolation of trusted subsystems in embedded systems," in *Proc. SecureComm*, 2010, pp. 344–361.