

# Methodology for Formal Verification of Hardware Safety Strategies Using SMT

Anthony Faure-Gignoux<sup>1b</sup>, Kevin Delmas<sup>1b</sup>, Adrien Gauffriau, and Claire Pagetti<sup>1b</sup>

**Abstract**—Safety-critical embedded systems must maintain their functionality even in the presence of single permanent hardware failure. Naive redundancy of hardware is often unaffordable and impractical, therefore alternative strategies must be explored for minimal cost fault tolerance. The objective of this article is to propose a methodology to evaluate formally safety strategies using satisfiability modulo theory solvers. Practically, the approach consists in providing a bounded model checking demonstration applied to the formal model of hardware. We show the capabilities of the approach on an efficient hardware accelerator designed to perform parallel computations of matrix multiplications and convolutions.

**Index Terms**—Bounded model checking (BMC), fault tolerance, SAT/satisfiability modulo theory (SMT).

## I. INTRODUCTION

WITH the need of more autonomy and more complex embedded functionalities (e.g., based on machine learning algorithms), safety-critical systems integrate more and more high-performance applications. This new trend has a direct impact on the hardware. Indeed, general purpose multicore processors are not adapted any more and additional accelerators, such as deep learning accelerators or GPU, are required.

**Context:** When designing safety-critical systems, hardware failures [1] that may occur during operations have to be addressed and their effect mitigated to forbid catastrophic consequences. The hardware failures are usually classified as either *transient* or *permanent*. In this article, we focus only on permanent failures. In the presence of such a failure, the system should be able to detect it and provide a way to mitigate effects that could lead to catastrophic consequences.

**Contributions:** We propose a methodology to ensure the correctness of hardware that implement arithmetical and logical operations and evaluate its mitigation strategy. The approach consists in formally modeling the hardware, the *intended functions*, the fault-detection and fault-tolerance strategies to be performed in the standard satisfiability modulo theory (SMT) description language SMTLIB [2] with the bitvector

Manuscript received 26 July 2024; accepted 30 July 2024. This work was supported by PhD CIFRE Airbus. This manuscript was recommended for publication by A. Shrivastava. (Corresponding author: Anthony Faure-Gignoux.)

Anthony Faure-Gignoux and Adrien Gauffriau are with the 1YY, Airbus, 31300 Toulouse, France (e-mail: anthony.faure-gignoux@onera.fr).

Kevin Delmas and Claire Pagetti are with the DTIS, ONERA, 31000 Toulouse, France.

Digital Object Identifier 10.1109/LES.2024.3439859

theory. SMT [3] offers a powerful framework to formally model a problem as a set of constraints in first-order logic. Finally, we illustrate the proposed methodology on a state-of-the-art hardware.

**Outline:** This article is structured as follows. Section II details the proposed methodology. Section III applies the methodology on a case study. Section IV presents related works on formal verification and fault-tolerance strategies.

## II. METHODOLOGY

The objective is to provide a formal proof of the correctness of a hardware, even in the presence of a single permanent fault. This is achieved by verifying the correctness of fault-free execution and the effectiveness of the fault detection and fault tolerance strategies.

The hardware is correct if, for all possible inputs, it produces the same output as the *intended function*. The *intended function* expresses the mathematical operations expected to be performed by the hardware and acts as a reference (or a specification). We refer to the hardware to be verified as *HW* and the intended function to be matched as *IF*.

### A. Formal Modeling

Hardware platforms perform operations on *binary words*. Thus, the formal modeling is performed using the bitvector theory of the standard SMT description language SMTLIB [2]. This allows a fine-grained hardware model down to bit level. Definition 1 is a reminder about binary words.

**Definition 1 (Binary Word):** A binary word  $w$  is a finite sequence of bits. If the bitwidth of  $w$  is  $n \in \mathbb{N}$ , we refer to  $w = w_{n-1} \dots w_0 \in \mathbb{B}^n$  as a  $n$ -bit word.

**Modeling IF:** IF is a function taking a succession of sets of input binary words and providing a set of output binary words (Definition 2).

**Definition 2 (IF Model):** Let IF be the model of the intended function. Let  $n, k, \omega_\epsilon \in \mathbb{N}$ . IF is defined as follows:

$$\text{IF} : \mathbb{B}^{n \times k \times \omega_\epsilon} \rightarrow \mathbb{B}^{m \times l}$$

$$(X_i)_{i < \omega_\epsilon} \rightarrow Y$$

where  $\omega_\epsilon$  is the nominal (fault-free) number of execution cycles,  $(X_i)_{i < \omega_\epsilon}$  is a sequence of  $k$   $n$ -bit input words and  $Y$  is the vector of  $l$   $m$ -bit output words.

**Modeling HW:** We only consider hardware that perform arithmetical and logical operations on vectors of bits (so called *bitvectors*). We also assume the number of execution cycles required to perform a given operation is known. The

82 hardware is configurable thanks to a configuration vector,  
 83 called *conf*, the value of which is set by an external system.  
 84 The configuration forces the hardware to execute a certain  
 85 operation. Let  $F = \{\epsilon, f_1, \dots, f_n\}$  be the set of potential  
 86 permanent faults on the hardware where  $\epsilon$  is the absence of  
 87 fault. Definition 3 provides the description of the hardware  
 88 model in the presence of fault or not.

89 *Definition 3 (HW<sub>f</sub> Model):* Let  $HW_f$  be the model of the  
 90 hardware. Let  $m, l, n, k, p \in \mathbb{N}$ .  $HW_f$  is defined as follows:

$$91 \quad HW_f : \mathbb{B}^{m \times l} \times \mathbb{B}^{n \times k} \times \mathbb{B}^p \rightarrow \mathbb{B}^{m \times l}$$

$$92 \quad s, X, \text{conf} \rightarrow s'$$

93 where  $s$  is the current memory state,  $X = x^0 \dots x^{k-1}$  is  
 94 composed of the  $k$   $n$ -bit words  $x^i = x_{n-1}^i \dots x_0^i \in \mathbb{B}^n$ ,  $\text{conf} \in$   
 95  $\mathbb{B}^p$  is the configuration vector, and  $s'$  is the new memory state.

96 Thus, to perform IF, the hardware executes  $\omega_\epsilon$  times with  
 97 input  $(X_i)_{i < \omega_\epsilon}$  and updates the internal memory state. After  
 98 the  $\omega_\epsilon$  steps, the output of HW is the result.

99 *Modeling Safety Strategy:* The safety strategy is represented  
 100 by the function  $\pi$  of Definition 4. This function transforms the  
 101 succession of input binary words of the fault-free execution  
 102 into a new succession of input binary words for the mitigated  
 103 hardware in the presence of a permanent fault. The mitigation  
 104 (or reconfiguration) is also computed by  $\pi$  as a new configu-  
 105 ration for the hardware.

106 *Definition 4 (Safety Strategy Model):* Let  $F = \{\epsilon, f_1,$   
 107  $\dots, f_n\}$  be the set of potential permanent faults. Let  $\omega_\epsilon \in \mathbb{N}$   
 108 be the nominal (fault-free) number of execution cycles and  $\omega_f$   
 109 the number of execution cycles of the reconfigured hardware  
 110 in the presence of fault  $f \in F$ . The safety strategy  $\pi$  is defined  
 111 as follows:

$$112 \quad \pi : F \times \mathbb{B}^{n \times k \times \omega_\epsilon} \rightarrow \mathbb{B}^{n \times k \times \omega_f} \times \mathbb{B}^{p \times \omega_f}$$

$$113 \quad f, (X_i)_{i < \omega_\epsilon} \rightarrow (X'_i)_{i < \omega_f}, (\text{conf}_i)_{i < \omega_f}$$

114 where  $(X_i)_{i < \omega_\epsilon}$  is the nominal sequence of inputs and  $(X'_i)_{i < \omega_f}$   
 115 the associated sequence of inputs for the hardware reconfig-  
 116 ured by  $(\text{conf}_i)_{i < \omega_f}$  in the presence of  $f$ .

### 117 B. Correctness Verification Using SMT

118 The correctness verification aims at formally proving that  
 119 HW is compliant with IF for all fault models. Theorem 1 pro-  
 120 vides the correctness verification problem based on bounded  
 121 model checking [4] (BMC). The verification is performed by  
 122 a SMT solver, and Z3 solver [5] for the use case.

123 *Theorem 1 (Correctness Verification):* Let  $F = \{\epsilon, f_1,$   
 124  $\dots, f_n\}$  be the permanent faults and  $\pi$  the safety strategy: 1)  
 125 let  $I(s_0) \triangleq \forall b \in s_0, b = 0$  be the formula encoding the initial  
 126 memory state value to 0; 2) let  $T_f(s_i, s_{i+1}, X'_i, \text{conf}_i) \triangleq s_{i+1} =$   
 127  $HW_f(s_i, X'_i, \text{conf}_i)$  be the formula encoding the memory state  
 128 update performed by  $HW_f$  model; and 3) let  $P(s_{\omega_f}) \triangleq s_{\omega_f} \neq$   
 129  $IF((X_i)_{i < \omega_\epsilon})$  be the formula encoding the property comparing  
 130 the final memory state of  $HW_f$  with IF.

131  $HW_f$  is compliant with IF for all  $f \in F$  if  
 132 and only if the following statement is UNSAT:  $\exists f \in$   
 133  $F, (X'_i)_{i < \omega_f}, \pi(f, (X_i)_{i < \omega_\epsilon}) = ((X'_i)_{i < \omega_f}, (\text{conf}_i)_{i < \omega_f}) \wedge I(s_0) \wedge$   
 134  $\bigwedge_{i < \omega_f} T_f(s_i, s_{i+1}, X'_i, \text{conf}_i) \wedge P(s_{\omega_f})$




Fig. 1. ZuSE Ki-Avf accelerator overview. Excerpt from [7].

### 135 III. CASE STUDY—ZUSE KI-AVF ACCELERATOR

136 We illustrate the proposed methodology on a state-of-the-art  
 137 hardware: the *ZuSE Ki-Avf* [6] depicted in Fig. 1. The ZuSE  
 138 Ki-Avf is composed of a *RISC-V* host processor and a cluster  
 139 of vector processor units (two in the figure).

140 In this case study, we focus on the fault-tolerance strategy  
 141 of a single multibit-width multiply-accumulate unit (MBW  
 142 MAC) [7]. We have extended the design proposed in [7]  
 143 to tolerate a single permanent fault on a multiplier. Fault-  
 144 detection is performed by the host processor of the ZuSE  
 145 Ki-Avf hardware and is therefore outside the scope of this  
 146 article.

147 The MBW MAC unit takes two 16-bit words,  $a$  and  $b$ , as  
 148 input and produces a 32-bit word,  $c$ , as output. The inputs  
 149 remain unaltered throughout the execution process, as the fault  
 150 is on the multiplier.

#### 151 A. Preliminary Considerations

152 The *bit extension* operator is often implicit in high-level  
 153 mathematical descriptions, but should be explicit when using  
 154 binary words. Binary operations can result in larger binary  
 155 words, and the bit extension operator allows to avoid over-  
 156 flows. Definition 5 gives the two bit extension operators.

157 *Definition 5 (Bit Extension):* Let  $w = w_{n-1} \dots w_0$  be a  $n$ -bit  
 158 word and  $k \in \mathbb{N}$ . An extension translates  $w$  into a  $(n+k)$ -  
 159 bit word. The unsigned extension is defined by  $extU_k(w) =$   
 160  $0 \dots 0 w_{n-1} \dots w_0$  and the signed extension is defined by  
 161  $extS_k(w) = w_{n-1} \dots w_{n-1} \dots w_0$ .

162 *Example 1 (Bit Extension):* Let  $w = 1001$  a 4-bit word. We  
 163 have  $extU_4(w) = 00001001$  and  $extS_4(w) = 11111001$ .

164 The MBW MAC extensively relies on subword manipula-  
 165 tions. Property 1 gives the notation used for the subwords.

166 *Property 1 (Subwords):* If  $n$  is even, a  $n$ -bit word  $w =$   
 167  $w_{n-1} \dots w_0$  can be represented as a pair of two  $n/2$ -bit  
 168 words  $w = [w_h; w_l]$  where  $w_h = w_{n-1} \dots w_{n/2}$  and  $w_l =$   
 169  $w_{n/2-1} \dots w_0$ . Indeed,  $w = 2^{\lfloor n/2 \rfloor} (extS_{n/2}(w_h)) + extU_{n/2}(w_l)$   
 170 where  $\lfloor n/2 \rfloor$  is the shift operator.

#### 171 B. Formal Modeling

172 *Modeling the Intended Function:* First, we model the  
 173 intended function. The accelerator can perform two mathemat-  
 174 ical operations [7]: 1) full-precision (FP) and 2) half-precision  
 175 (HP). In this article, the FP computation becomes our intended  
 176 function and is denoted by IF (Definition 6).

177 *Definition 6 (IF Model):* The model of the intended func-  
 178 tion. IF is formally defined as follows:

$$179 \quad IF : (\mathbb{B}^{16})^2 \rightarrow \mathbb{B}^{32}$$

$$180 \quad a, b \rightarrow extS_{16}(a) \times extS_{16}(b)$$




Fig. 2. Multibit-width MAC unit overview.




Fig. 3. Multiplication stage.

181 where  $a = [a_h; a_l]$  and  $b = [b_h; b_l]$  are the two 16-bit input  
182 words.

183 *Modeling the Hardware:* Second, we model the MBW MAC  
184 unit. We break down the MBW MAC unit into multiple stages  
185 (*permutation, multiplication and accumulation*) as illustrated  
186 in Fig. 2.

187 *Definition 7 (MAC Model):* Let *MAC* be the model of the  
188 MBW MAC unit. Let  $\text{acc} \in \mathbb{B}^{32}$  be the current memory states  
189 and  $c$  be the new memory states. Let  $X = a, b \in \mathbb{B}^{16 \times 2}$  be the  
190 operand vector composed of two 16-bit words. Let  $\text{conf} \in \mathbb{B}^{10}$   
191 be the configuration vector composed of 10 Boolean signals.  
192 *MAC* is composed of three stages: 1) permutation *PERM*;  
193 2) multiplication *MUL*; and 3) accumulation *ACC*. The *MAC*  
194 is the following:

$$195 \quad \text{MAC} : \mathbb{B}^{32} \times \mathbb{B}^{16 \times 2} \times \mathbb{B}^{10} \rightarrow \mathbb{B}^{32}$$

$$196 \quad \text{acc}, \quad a, b, \quad \text{conf} \rightarrow c$$

$$c = \text{ACC}(\text{acc}, \text{MUL}(\text{PERM}(a, b, \text{conf}), \text{conf}), \text{conf}).$$

### 1) Permutation Stage:

198 *Definition 8 (PERM Model):* Let *PERM* be the model of  
199 the permutation stage. Let  $a = [a_h; a_l], b = [b_h; b_l] \in$   
200  $\mathbb{B}^{16}$  be two 16-bit input words. Let  $a_1, a_0, b_1, b_0 \in \mathbb{B}^8$   
201 be the four 8-bit output subwords. Let  $\text{SP} \in \text{conf}$  be the  
202 configuration signal that permutes the subwords of  $a$ . We have:  
203  $\text{PERM}(a, b, \text{conf}) = [a_1; a_0; b_1; b_0]$  with

$$204 \quad a_1 = \begin{cases} a_h, & \text{if } \neg \text{SP} \\ a_l, & \text{else} \end{cases} \quad a_0 = \begin{cases} a_l, & \text{if } \neg \text{SP} \\ a_h, & \text{else} \end{cases} \quad b_1 = b_h$$

$$b_0 = b_l.$$

205 2) *Multiplication Stage:* Fig. 3 illustrates that the multi-  
206 plication stage comprises four multipliers, denoted as  $M_{(i,j)}$ .  
207 *Definition 9* provides the formal definition of the multipliers,  
208 while *Definition 10* formally describes the multiplication stage.

209 *Definition 9 (Multipliers):* Let  $(M_{(i,j)})_{i<2, j<2}$  be a  
210 multiplier. Let  $a_i, b_j \in \mathbb{B}^8$  be the 8-bit input subwords. Let  
211  $e_{i,j} \in \text{conf}$  be the configuration signal that enables  $M_{(i,j)}$  and  
212  $s_{a_i} \in \text{conf}$  (resp.  $s_{b_j}$ ) be the configuration signal that indicates

whether  $a_i$  (resp.  $b_j$ ) is signed or not. The 16-bit product is  
213 defined as follows: 214

$$215 \quad M_{(i,j)} = \begin{cases} a'_i \times b'_j, & \text{if } e_{i,j} \\ 0, & \text{else.} \end{cases}$$

With 216

$$217 \quad a'_i = \begin{cases} \text{extS}_8(a_i), & \text{if } s_{a_i} \\ \text{extU}_8(a_i), & \text{else} \end{cases} \quad b'_j = \begin{cases} \text{extS}_8(b_j), & \text{if } s_{b_j} \\ \text{extU}_8(b_j), & \text{else.} \end{cases}$$

218 *Definition 10 (MUL Model):* Let *MUL* be the model of the  
219 multiplication stage. Let  $a_1, a_0, b_1, b_0 \in \mathbb{B}^8$  be the four 8-bit  
220 input subwords. Let  $(M_{(i,j)})_{i<2, j<2}$  be a 16-bit partial product  
221 produced by the multiplier  $i, j$ . Let  $M_r \in \mathbb{B}^{32}$  be the 32-bit  
222 multiplication result. Let  $M_h, M_l \in \mathbb{B}^{16}$  and  $M_m \in \mathbb{B}^{17}$  be  
223 intermediate results. Let  $\text{INV} \in \text{conf}$  be the configuration  
224 signal that configure the wiring between the partial products  
225 and the intermediate results. The formal model is

$$226 \quad \text{MUL}([a_1; a_0; b_1; b_0], \text{conf}) = M_r$$

$$227 \quad = 2^{16}(\text{extS}_{16}(M_h)) + 2^8(\text{extS}_{16}(M_m)) + \text{extU}_{16}(M_l).$$

228 If  $\neg \text{INV}$ :  $M_h = M_{(1,1)}, M_m = M_{(0,1)} + M_{(1,0)}, M_l = M_{(0,0)}$ .  
229 Otherwise:  $M_h = M_{(0,1)}, M_m = M_{(1,1)} + M_{(0,0)}, M_l = M_{(1,0)}$ .

230 3) *Accumulation Stage:* The operations of the *accumulation*  
231 stage are formally defined in *Definition 11*.

232 *Definition 11 (ACC Model):* Let *ACC* be the model of the  
233 accumulation stage. Let  $M_r \in \mathbb{B}^{32}$  be the 32-bit input word. Let  
234  $\text{acc} = [\text{acc}_h; \text{acc}_l] \in \mathbb{B}^{32}$  be the current memory state. Let  $c \in$   
235  $\mathbb{B}^{32}$  be the 32-bit output word which is also the new memory  
236 state of MBW MAC. Let  $c_{\text{acc}} \in \text{conf}$  be the configuration  
237 signal to consider  $c$  as a 32-bit word or as  $[c_1; c_0]$  two  
238 independent 16-bit subwords. We have  $\text{ACC}(\text{acc}, M_r, \text{conf}) =$   
239  $c$ , with

$$240 \quad c = \begin{cases} 2^{16}(\text{acc}_h) + \text{acc}_l + M_r, & \text{if } \neg c_{\text{acc}} \\ [\text{acc}_h + M_h; \text{acc}_l + M_l], & \text{else.} \end{cases}$$

241 *Modeling of the Safety Strategy:* Third, we model the fault.  
242 In this article, we consider only a single permanent fault on  
243 a multiplier of the MBW MAC unit. The fault  $f_{k,l}$  impacting  
244 the multiplier  $M_{(k,l)}$  is captured by forcing  $\neg e_{k,l} \in \text{conf}$ . This  
245 capture method allows for a unique MAC model, i.e.,  $\forall f \in$   
246  $F, \text{MAC}_f = \text{MAC}$ . The fault-detection is performed by the  
247 host processor which is out-of-scope. Thus, only the fault-  
248 tolerance strategy is modeled (*Definition 12*).

249 *Definition 12 (Fault-Tolerance Strategy Model):* Let  $\pi$  be  
250 the fault-tolerance strategy function. Let  $F = \{\epsilon, (f_{k,l})_{k<2, l<2}\}$   
251 be the set of potential permanent faults on the hardware,  $f_{k,l}$   
252 is a permanent fault on the multiplier  $k, l$ . Let  $f \in F$  be the  
253 hardware fault,  $(X_i)_{i<\omega_\epsilon}$  be the nominal input sequence. Let  
254  $\omega_f, (\text{conf}_i)_{i<\omega_f}, (X'_i)_{i<\omega_f}$  be defined by  $\pi$  as follows:

$$255 \quad \forall i < \omega_\epsilon, X_i = X \text{ and } \forall i < \omega_f, X'_i = X$$

256 If  $f = \epsilon$ , then  $\omega_f = 2$  and  $\text{conf}_0 = \text{conf}_1 = \{\neg \text{SP}, e_{1,1},$   
257  $e_{1,0}, e_{0,1}, e_{0,0}, s_{a_1}, \neg s_{a_0}, s_{b_1}, \neg s_{b_0}, \neg c_{\text{acc}}, \neg \text{INV}\}$ .

258 Otherwise,  $\omega_f = 3$ ,  $\text{conf}_0 = \{\neg \text{SP}, \neg e_{k,l}, (e_{i,j})_{i \neq k \vee j \neq l}, s_{a_1},$   
259  $\neg s_{a_0}, s_{b_1}, \neg s_{b_0}, \neg c_{\text{acc}}, \neg \text{INV}\}$  and  $\text{conf}_1 = \text{conf}_2 = \{\text{SP},$   
260  $\neg e_{k,l}, (e_{i,l})_{i \neq k}, \neg (e_{i,j})_{j \neq l}, \neg s_{a_1}, s_{a_0}, s_{b_1}, \neg s_{b_0}, \neg c_{\text{acc}}, \text{INV}\}$ .

### 261 C. Correctness Verification Using SMT

262 Once we have formally modeled the MBW MAC unit, the  
263 next step is to evaluate its correctness. Theorem 2 is the  
264 correctness verification problem applied to the MBW MAC  
265 model. The fault is applied by forcing the inhibition of a  
266 multiplier.

267 *Theorem 2 (MAC Correctness):* The inputs of MAC do not  
268 change during the execution, thus:  $\forall i < \omega_\epsilon, X_i = X$ . Let  $\pi$   
269 be the fault-tolerance strategy defined by Definition 12, and  
270 providing  $\omega_f$  and  $(conf_i)_{i < \omega_f}$ . Let  $(acc_i)_{i < \omega_f}$  be the memory  
271 states: 1) let  $I(acc_0) \triangleq acc_0 = 0$  be the initialization  
272 of the accumulator to 0; 2) let  $T_f(acc_i, acc_{i+1}, X, conf_i) \triangleq$   
273  $acc_{i+1} = MAC(acc_i, X, conf_i)$  be the accumulation of the new  
274 multiplication result; and 3) let  $P(acc_{\omega_f}) \triangleq acc_{\omega_f} \neq IF(X)$ .

275 MAC is compliant with IF for all  $f \in F$  if and only if the  
276 following statement is UNSAT:  $\exists f \in F, X \in (\mathbb{B}^{16})^2$

$$277 \quad I(acc_0) \wedge \bigwedge_{i < \omega_f} T_f(acc_i, X, conf_i) \wedge P(acc_{\omega_f}).$$

278 Z3 solver has performed the verification in 50 min on a  
279 PC with a processor i5-1245U 1.60 GHz and 16 Go RAM.  
280 The fault-tolerance strategy is effective. The complete model  
281 is given in an open source GitHub [8].

### 282 IV. RELATED WORK

283 Hardware verification is a well-known and challenging  
284 problem that has received considerable attention in the lit-  
285 erature. As highlighted by [9], ensuring the compliance of  
286 a hardware implementation with its specifications requires  
287 substantial effort. To tackle this problem, a first family of  
288 methods is based on intensive testing. Yet the complexity of  
289 hardware often makes exhaustive testing impractical due to  
290 the combinatorial explosion of possible scenarios. Another  
291 family of approaches is based on formal methods, which offer  
292 formal guarantees regarding the correctness of the hardware.  
293 A subset of these methods, discussed in a survey [10],  
294 encodes the verification problem as a SMT problem. Clarke  
295 et al. [11] provided numerous successful applications of  
296 formal methods in verifying hardware designs. A significant  
297 advancement in SMT solvers, compared to SAT solvers,  
298 lies in the integration of dedicated theory solvers capable  
299 of native reasoning on non-Boolean terms. The bitvector  
300 theory [12] has been extensively used to reason about hardware  
301 implementation of arithmetic operations. Therefore, we rely  
302 on a SMT-based encoding of the verification problem to  
303 check the correctness of the proposed fault-tolerant hardware  
304 accelerator.

### V. CONCLUSION

305 We propose a twofold methodology to, first, formally model  
306 a hardware and ensure its correctness, and second, evaluate its  
307 safety strategies, including fault-detection and fault-tolerance  
308 strategies. The methodology is the following: 1) formally  
309 model the intended function; 2) formally model the hardware;  
310 3) formally model the safety strategy; and 4) perform a BMC  
311 on a set of hardware model in presence of a permanent fault.  
312 We apply it on a simple architecture. 313

314 This work has two well-identified limitations. First, we have  
315 only applied the methodology to one simple hardware. Second,  
316 the application of the methodology is not scalable. Future work  
317 would be to apply the methodology to various more complex  
318 hardware, such as the versatile tensor accelerator [13] (VTA).  
319 Additionally, the construction of the formal model will be  
320 automated. The automated construction could be based on a  
321 CHISEL [14] hardware description language. 322

### REFERENCES

- [1] S. Werner, J. Navaridas, and M. Luján, "A survey on design approaches to circumvent permanent faults in networks-on-chip," *ACM Comput. Surv.*, vol. 48, no. 4, pp. 1–36, 2016. 323
- [2] C. W. Barrett, A. Stump, and C. Tinelli, "The SMT-LIB standard version 2.0," in *Proc. 8th Int. Workshop Satisf. Modulo Theories*, vol. 13, Edinburgh, U.K., 2010, p. 14. 324
- [3] C. W. Barrett and C. Tinelli, "Satisfiability modulo theories," in *Handbook of Model Checking*, E. M. Clarke, T. A. Henzinger, H. Veith, and R. Bloem, Eds., Cham, Switzerland: Springer, 2018, pp. 305–343. 325
- [4] O. Strichman, "Tuning SAT checkers for bounded model checking," in *Proc. Int. Conf. Comput. Aided Verif.*, 2000, pp. 480–494. 326
- [5] L. M. de Moura and N. S. Bjørner, "Z3: An efficient SMT solver," in *Proc. Int. Conf. Tools Algorithms Constr. Anal. Syst.*, 2008, pp. 337–340. 327
- [6] G. B. Thieu et al., "ZuSE Ki-Avf: Application-specific AI processor for intelligent sensor signal processing in autonomous driving," in *Proc. Design, Autom. Test Eur. Conf. Exhib. DATE*, 2023, pp. 1–6. 328
- [7] M. Beyer, S. Gesper, A. Guntoro, G. P. Vayá, and H. Blume, "Exploiting subword permutations to maximize CNN compute performance and efficiency," in *Proc. 34th IEEE Int. Conf. Appl.-Specif. Syst., Archit. Process. ASAP*, 2023, pp. 61–68. 329
- [8] A. Faure-Gignoux, K. Delmas, A. Gauffriau, and C. Pagetti, "Formal verification MBW MAC." Accessed: Mar. 8, 2024. [Online]. Available: [https://github.com/AnthonyFaureGignoux/formal\\_verification\\_MBW\\_MAC](https://github.com/AnthonyFaureGignoux/formal_verification_MBW_MAC) 330
- [9] A. Wright, "Modular SMT-based verification of rule-based hardware designs," Ph.D. dissertation, Dept. Electr. Eng. Comput. Sci., Massachusetts Inst. Technol., Cambridge, MA, USA, 2021. 331
- [10] C. Kern and M. R. Greenstreet, "Formal verification in hardware design: A survey," *ACM Trans. Design Autom. Electr. Syst.*, vol. 4, no. 2, pp. 123–193, 1999. 332
- [11] E. M. Clarke, T. A. Henzinger, H. Veith, and R. Bloem, Eds., *Handbook of Model Checking*. Cham, Switzerland: Springer, 2018. 333
- [12] C. W. Barrett, D. L. Dill, and J. R. Levitt, "A decision procedure for bit-vector arithmetic," in *Proc. 35th Conf. Design Autom. Conf.*, 1998, pp. 522–527. 334
- [13] T. Moreau et al., "A hardware-software blueprint for flexible deep learning specialization," *IEEE Micro*, vol. 39, no. 5, pp. 8–16, Sep./Oct. 2019. 335
- [14] J. Bachrach et al., "Chisel: Constructing hardware in a Scala embedded language," in *Proc. 49th Annu. Design Autom. Conf.*, 2012, pp. 1216–1225. 336