Methodology for Formal Verification of Hardware Safety Strategies Using SMT

Anthony Faure-Gignoux¹⁰, Kevin Delmas¹⁰, Adrien Gauffriau, and Claire Pagetti¹⁰

Abstract—Safety-critical embedded systems must maintain their functionality even in the presence of single permanent hardware failure. Naive redundancy of hardware is often unaffordable and impractical, therefore alternative strategies must be explored for minimal cost fault tolerance. The objective of this article is to propose a methodology to evaluate formally safety r strategies using satisfiability modulo theory solvers. Practically, the approach consists in providing a bounded model checking demonstration applied to the formal model of hardware. We show the capabilities of the approach on an efficient hardware accelerator designed to perform parallel computations of matrix multiplications and convolutions.

¹³ *Index Terms*—Bounded model checking (BMC), fault toler-¹⁴ ance, SAT/satisfiability modulo theory (SMT).

15

I. INTRODUCTION

¹⁶ W ITH the need of more autonomy and more com-¹⁷ plex embedded functionalities (e.g., based on machine ¹⁸ learning algorithms), safety-critical systems integrate more ¹⁹ and more high-performance applications. This new trend has ²⁰ a direct impact on the hardware. Indeed, general purpose ²¹ multicore processors are not adapted any more and additional ²² accelerators, such as deep learning accelerators or GPU, are ²³ required.

Context: When designing safety-critical systems, hardware failures [1] that may occur during operations have to be addressed and their effect mitigated to forbid catastrophic consequences. The hardware failures are usually classified as either *transient* or *permanent*. In this article, we focus only on permanent failures. In the presence of such a failure, the system should be able to detect it and provide a way to mitigate effects that could lead to catastrophic consequences.

Contributions: We propose a methodology to ensure the correctness of hardware that implement arithmetical and logical operations and evaluate its mitigation strategy. The approach consists in formally modeling the hardware, the *intended functions*, the fault-detection and fault-tolerance strategies to performed in the standard satisfiability modulo theory (SMT) description language SMTLIB [2] with the bitvector

Manuscript received 26 July 2024; accepted 30 July 2024. This work was supported by PhD CIFRE Airbus. This manuscript was recommended for publication by A. Shrivastava. (*Corresponding author: Anthony Faure-Gignoux.*)

Anthony Faure-Gignoux and Adrien Gauffriau are with the 1YY, Airbus, 31300 Toulouse, France (e-mail: anthony.faure-gignoux@onera.fr).

Kevin Delmas and Claire Pagetti are with the DTIS, ONERA, 31000 Toulouse, France.

Digital Object Identifier 10.1109/LES.2024.3439859

theory. SMT [3] offers a powerful framework to formally ³⁹ model a problem as a set of constraints in first-order logic. ⁴⁰ Finally, we illustrate the proposed methodology on a state-ofthe-art hardware. ⁴²

1

47

59

Outline: This article is structured as follows. Section II 43 details the proposed methodology. Section III applies the 44 methodology on a case study. Section IV presents related 45 works on formal verification and fault-tolerance strategies. 46

II. Methodology

The objective is to provide a formal proof of the correctness 48 of a hardware, even in the presence of a single permanent 49 fault. This is achieved by verifying the correctness of faultfree execution and the effectiveness of the fault detection and 51 fault tolerance strategies. 52

The hardware is correct if, for all possible inputs, it produces ⁵³ the same output as the *intended function*. The *intended* ⁵⁴ *function* expresses the mathematical operations expected to ⁵⁵ be performed by the hardware and acts as a reference (or a ⁵⁶ specification). We refer to the hardware to be verified as *HW* ⁵⁷ and the intended function to be matched as *IF*. ⁵⁸

A. Formal Modeling

Hardware platforms perform operations on *binary words*. ⁶⁰ Thus, the formal modeling is performed using the bitvector ⁶¹ theory of the standard SMT description language SMTLIB [2]. ⁶² This allows a fine-grained hardware model down to bit level. ⁶³ Definition 1 is a reminder about binary words. ⁶⁴

Definition 1 (Binary Word): A binary word w is a finite 65 sequence of bits. If the bitwidth of w is $n \in \mathbb{N}$, we refer to 66 $w = w_{n-1} \dots w_0 \in \mathbb{B}^n$ as a *n*-bit word. 67

Modeling IF: IF is a function taking a succession of sets of 68 input binary words and providing a set of output binary words 69 (Definition 2). 70

Definition 2 (IF Model): Let IF be the model of the 71 intended function. Let $n, k, \omega_{\epsilon} \in \mathbb{N}$. IF is defined as follows: 72

$$\text{IF}: \mathbb{B}^{n \times k \times \omega_{\epsilon}} \to \mathbb{B}^{m \times l}$$
⁷³

$$(X_i)_{i < \omega_{\epsilon}} \to Y$$
 74

where ω_{ϵ} is the nominal (fault-free) number of execution ⁷⁵ cycles, $(X_i)_{i < \omega_{\epsilon}}$ is a sequence of *k n*-bit input words and *Y* is ⁷⁶ the vector of *l m*-bit output words. ⁷⁷

Modeling HW: We only consider hardware that perform 78 arithmetical and logical operations on vectors of bits (so 79 called *bitvectors*). We also assume the number of execution 80 cycles required to perform a given operation is known. The 81

1943-0671 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

See https://www.ieee.org/publications/rights/index.html for more information.

⁸² hardware is configurable thanks to a configuration vector, ⁸³ called conf, the value of which is set by an external system. ⁸⁴ The configuration forces the hardware to execute a certain ⁸⁵ operation. Let $F = \{\epsilon, f_1, \ldots, f_n\}$ be the set of potential ⁸⁶ permanent faults on the hardware where ϵ is the absence of ⁸⁷ fault. Definition 3 provides the description of the hardware ⁸⁸ model in the presence of fault or not.

⁸⁹ Definition 3 (HW_f Model): Let HW_f be the model of the ⁹⁰ hardware. Let $m, l, n, k, p \in \mathbb{N}$. HW_f is defined as follows:

91
$$\operatorname{HW}_{f}: \mathbb{B}^{m \times l} \times \mathbb{B}^{n \times k} \times \mathbb{B}^{p} \to \mathbb{B}^{m \times l}$$

$$s, X, \operatorname{conf} \to s'$$

⁹³ where *s* is the current memory state, $X = x^0 \dots x^{k-1}$ is ⁹⁴ composed of the *k n*-bit words $x^i = x_{n-1}^i \dots x_0^i \in \mathbb{B}^n$, conf \in ⁹⁵ \mathbb{B}^p is the configuration vector, and *s'* is the new memory state. ⁹⁶ Thus, to perform IF, the hardware executes ω_{ϵ} times with ⁹⁷ input $(X_i)_{i < \omega_{\epsilon}}$ and updates the internal memory state. After ⁹⁸ the ω_{ϵ} steps, the output of HW is the result.

⁹⁹ *Modeling Safety Strategy:* The safety strategy is represented ¹⁰⁰ by the function π of Definition 4. This function transforms the ¹⁰¹ succession of input binary words of the fault-free execution ¹⁰² into a new succession of input binary words for the mitigated ¹⁰³ hardware in the presence of a permanent fault. The mitigation ¹⁰⁴ (or reconfiguration) is also computed by π as a new configu-¹⁰⁵ ration for the hardware.

Definition 4 (Safety Strategy Model): Let $F = \{\epsilon, f_1, \dots, f_n\}$ be the set of potential permanent faults. Let $\omega_{\epsilon} \in \mathbb{N}$ be the nominal (fault-free) number of execution cycles and ω_f the number of execution cycles of the reconfigured hardware in the presence of fault $f \in F$. The safety strategy π is defined that as follows:

 $\omega_f \times \mathbb{B}^{p \times \omega_f}$

$$\pi: F \times \mathbb{B}^{n \times k \times \omega_{\epsilon}} \to \mathbb{B}^{n \times k \times \omega_{\epsilon}}$$

113
$$f, (X_i)_{i < \omega_{\epsilon}} \to (X'_i)_{i < \omega_{f}}, (\operatorname{conf}_i)_{i < \omega_{\ell}}$$

¹¹⁴ where $(X_i)_{i < \omega_{\epsilon}}$ is the nominal sequence of inputs and $(X'_i)_{i < \omega_f}$ ¹¹⁵ the associated sequence of inputs for the hardware reconfig-¹¹⁶ ured by $(\operatorname{conf}_i)_{i < \omega_f}$ in the presence of f.

117 B. Correctness Verification Using SMT

The correctness verification aims at formally proving that HW is compliant with IF for all fault models. Theorem 1 provides the correctness verification problem based on bounded model checking [4] (BMC). The verification is performed by 22 a SMT solver, and Z3 solver [5] for the use case.

Theorem 1 (Correctness Verification): Let $F = \{\epsilon, f_1, \dots, f_n\}$ be the permanent faults and π the safety strategy: 1) 124 ..., $f_n\}$ be the permanent faults and π the safety strategy: 1) 125 let $I(s_0) \triangleq \forall b \in s_0, b = 0$ be the formula encoding the initial 126 memory state value to 0; 2) let $T_f(s_i, s_{i+1}, X'_i, \operatorname{con} f_i) \triangleq s_{i+1} =$ 127 $HW_f(s_i, X'_i, \operatorname{con} f_i)$ be the formula encoding the memory state 128 update performed by HW_f model; and 3) let $P(s_{\omega_f}) \triangleq s_{\omega_f} \neq$ 129 $IF((X_i)_{i < \omega_{\epsilon}})$ be the formula encoding the property comparing 130 the final memory state of HW_f with IF.

¹³¹ *HW_f* is compliant with *IF* for all $f \in F$ if ¹³² and only if the following statement is *UNSAT*: $\exists f \in$ ¹³³ $F, (X'_i)_{i < \omega_f}, \pi(f, (X_i)_{i < \omega_\epsilon}) = ((X'_i)_{i < \omega_f}, (\operatorname{conf}_i)_{i < \omega_f}) \land I(s_0) \land$ ¹³⁴ $\bigwedge_{i < \omega_f} T_f(s_i, s_{i+1}, X'_i, \operatorname{conf}_i) \land P(s_{\omega_f})$ 135

151

171



Fig. 1. ZuSE Ki-Avf accelerator overview. Excerpt from [7].

III. CASE STUDY—ZUSE KI-AVF ACCELERATOR

We illustrate the proposed methodology on a state-of-the-art ¹³⁶ hardware: the *ZuSE Ki-Avf* [6] depicted in Fig. 1. The ZuSE ¹³⁷ Ki-Avf is composed of a *RISC-V* host processor and a cluster ¹³⁸ of vector processor units (two in the figure). ¹³⁹

In this case study, we focus on the fault-tolerance strategy 140 of a single multibit-width multiply-accumulate unit (MBW 141 MAC) [7]. We have extended the design proposed in [7] 142 to tolerate a single permanent fault on a multiplier. Fault-143 detection is performed by the host processor of the ZuSE 144 Ki-Avf hardware and is therefore outside the scope of this 145 article. 146

The MBW MAC unit takes two 16-bit words, a and b, as 147 input and produces a 32-bit word, c, as output. The inputs 148 remain unaltered throughout the execution process, as the fault 149 is on the multiplier. 150

A. Preliminary Considerations

The *bit extension* operator is often implicit in high-level ¹⁵² mathematical descriptions, but should be explicit when using ¹⁵³ binary words. Binary operations can result in larger binary ¹⁵⁴ words, and the bit extension operator allows to avoid overflows. Definition 5 gives the two bit extension operators. ¹⁵⁶

Definition 5 (Bit Extension): Let $w = w_{n-1} \dots w_0$ be a n-bit 157 word and $k \in \mathbb{N}$. An extension translates w into a (n+k)- 158 bit word. The unsigned extension is defined by $extU_k(w) = 159$ $0 \dots 0w_{n-1} \dots w_0$ and the signed extension is defined by 160 $extS_k(w) = w_{n-1} \dots w_{n-1} \dots w_0$. 161

Example 1 (Bit Extension): Let w = 1001 a 4-bit word. We ¹⁶² have $extU_4(w) = 00001001$ and $extS_4(w) = 11111001$. ¹⁶³

The MBW MAC extensively relies on subword manipulations. Property 1 gives the notation used for the subwords.

Property 1 (Subwords): If n is even, a n-bit word $w = {}_{166} w_{n-1} \dots w_0$ can be represented as a pair of two n/2-bit ${}_{167} words w = [w_h; w_l]$ where $w_h = w_{n-1} \dots w_{n/2}$ and $w_l = {}_{168} w_{n/2-1} \dots w_0$. Indeed, $w = 2^{[n/2]}(extS_{n/2}(w_h)) + extU_{n/2}(w_l)$ ${}_{169} where [n/2]$ is the shift operator. ${}_{170}$

B. Formal Modeling

Modeling the Intended Function: First, we model the 172 intended function. The accelerator can perform two mathematical operations [7]: 1) full-precision (FP) and 2) half-precision 174 (HP). In this article, the FP computation becomes our intended 175 function and is denoted by *IF* (Definition 6). 176

Definition 6 (IF Model): The model of the intended function. *IF* is formally defined as follows: 178

$$\mathrm{IF}: \left(\mathbb{B}^{16}\right)^2 \to \mathbb{B}^{32}$$
 179

$$a, b \to \operatorname{extS}_{16}(a) \times \operatorname{extS}_{16}(b)$$
 180



Fig. 2. Multibit-width MAC unit overview.



Fig. 3. Multiplication stage.

¹⁸¹ where $a = [a_h; a_l]$ and $b = [b_h; b_l]$ are the two 16-bit input ¹⁸² words.

Modeling the Hardware: Second, we model the MBW MAC unit. We break down the MBW MAC unit into multiple stages (*permutation*, *multiplication* and *accumulation*) as illustrated in Fig. 2.

Definition 7 (MAC Model): Let MAC be the model of the MBW MAC unit. Let $acc \in \mathbb{B}^{32}$ be the current memory states and *c* be the new memory states. Let $X = a, b \in \mathbb{B}^{16\times 2}$ be the operand vector composed of two 16-bit words. Let $conf \in \mathbb{B}^{10}$ be the configuration vector composed of 10 Boolean signals. *MAC* is composed of three stages: 1) permutation *PERM*; 2) multiplication *MUL*; and 3) accumulation *ACC*. The *MAC* is the following:

 $\begin{array}{ll} \text{MAC} : \mathbb{B}^{32} \times \mathbb{B}^{16 \times 2} \times \mathbb{B}^{10} \to \mathbb{B}^{32} \\ & \text{acc,} & a, b, & \text{conf} \to c \\ \end{array}$ $\begin{array}{l} \text{195} & c = \text{ACC}(\text{acc, MUL}(\text{PERM}(a, b, \text{conf}), \text{conf}), \text{conf}). \end{array}$

197 1) Permutation Stage:

Definition 8 (PERM Model): Let PERM be the model of the permutation stage. Let $a = [a_h; a_l], b = [b_h; b_l] \in \mathbb{R}^{200} \mathbb{B}^{16}$ be two 16-bit input words. Let $a_1, a_0, b_1, b_0 \in \mathbb{R}^{8}$ the four 8-bit output subwords. Let SP \in conf be the configuration signal that permutes the subwords of a. We have: $203 PERM(a, b, conf) = [a_1; a_0; b_1; b_0]$ with

$$a_1 = \begin{cases} a_h, \text{ if } \neg SP \\ a_l, \text{ else} \end{cases} \quad a_0 = \begin{cases} a_l, \text{ if } \neg SP \\ a_h, \text{ else} \end{cases} \quad b_1 = b_h \\ a_h, \text{ else} \\ b_0 = b_l. \end{cases}$$

2) *Multiplication Stage:* Fig. 3 illustrates that the multiplication stage comprises four multipliers, denoted as $M_{(i,j)}$. 207 Definition 9 provides the formal definition of the multipliers, 208 while Definition 10 formally describes the multiplication stage. 209 *Definition 9 (Multipliers):* Let $(M_{(i,j)})_{i<2,j<2}$ be a 210 multiplier. Let $a_i, b_j \in \mathbb{B}^8$ be the 8-bit input subwords. Let 211 $e_{i,j} \in \text{ conf}$ be the configuration signal that enables $M_{(i,j)}$ and 212 $s_{a_i} \in \text{ conf}$ (resp. s_{b_j}) be the configuration signal that indicates whether a_i (resp. b_j) is signed or not. The 16-bit product is ²¹³ defined as follows: ²¹⁴

$$M_{(i,j)} = \begin{cases} a'_i \times b'_j, \text{ if } e_{i,j} \\ 0, \quad \text{else.} \end{cases}$$
²¹⁵

With

16

$$a'_{i} = \begin{cases} \operatorname{extS}_{8}(a_{i}), & \text{if } s_{a_{i}} \\ \operatorname{extU}_{8}(a_{i}), & \text{else} \end{cases} \qquad b'_{j} = \begin{cases} \operatorname{extS}_{8}(b_{j}), & \text{if } s_{b_{j}} \\ \operatorname{extU}_{8}(b_{j}), & \text{else.} \end{cases}$$

Definition 10 (MUL Model): Let *MUL* be the model of the ²¹⁸ multiplication stage. Let $a_1, a_0, b_1, b_0 \in \mathbb{B}^8$ be the four 8-bit ²¹⁹ input subwords. Let $(M_{(i,j)})_{i<2,j<2}$ be a 16-bit partial product ²²⁰ produced by the multiplier *i*, *j*. Let $M_r \in \mathbb{B}^{32}$ be the 32-bit ²²¹ multiplication result. Let $M_h, M_l \in \mathbb{B}^{16}$ and $M_m \in \mathbb{B}^{17}$ be ²²² intermediate results. Let $INV \in$ conf be the configuration ²²³ signal that configure the wiring between the partial products ²²⁴ and the intermediate results. The formal model is

$$MUL([a_1; a_0; b_1; b_0], conf) = M_r$$
226

$$= 2^{10}(\text{extS}_{16}(M_h)) + 2^{\circ}(\text{extS}_{16}(M_m)) + \text{extU}_{16}(M_l). \qquad 227$$

If $\neg INV$: $M_h = M_{(1,1)}, M_m = M_{(0,1)} + M_{(1,0)}, M_l = M_{(0,0)}$. 228 Otherwise: $M_h = M_{(0,1)}, M_m = M_{(1,1)} + M_{(0,0)}, M_l = M_{(1,0)}$. 229

3) Accumulation Stage: The operations of the accumula- ²³⁰ tion stage are formally defined in Definition 11. ²³¹

Definition 11 (ACC Model): Let *ACC* be the model of the ²³² accumulation stage. Let $M_r \in \mathbb{B}^{32}$ be the 32-bit input word. Let ²³³ acc = [acc_h; acc_l] $\in \mathbb{B}^{32}$ be the current memory state. Let $c \in ^{234}$ \mathbb{B}^{32} be the 32-bit output word which is also the new memory ²³⁵ state of MBW MAC. Let $c_{acc} \in$ conf be the configuration ²³⁶ signal to consider *c* as a 32-bit word or as $[c_1; c_0]$ two ²³⁷ independent 16-bit subwords. We have $ACC(acc, M_r, \text{conf}) = ^{238}$ *c*, with

$$c = \begin{cases} 2^{16}(\operatorname{acc}_{h}) + \operatorname{acc}_{l} + M_{r}, & \text{if } \neg c_{acc} \\ [\operatorname{acc}_{h} + M_{h}; \operatorname{acc}_{l} + M_{l}], & \text{else} \end{cases}$$

Modeling of the Safety Strategy: Third, we model the fault. ²⁴¹ In this article, we consider only a single permanent fault on ²⁴² a multiplier of the MBW MAC unit. The fault $f_{k,l}$ impacting ²⁴³ the multiplier $M_{(k,l)}$ is captured by forcing $\neg e_{k,l} \in \text{conf. This}$ ²⁴⁴ capture method allows for a unique MAC model, i.e., $\forall f \in$ ²⁴⁵ F, MAC_f = MAC. The fault-detection is performed by the ²⁴⁶ host processor which is out-of-scope. Thus, only the faulttolerance strategy is modeled (Definition 12). ²⁴⁸

Definition 12 (Fault-Tolerance Strategy Model): Let π be ²⁴⁹ the fault-tolerance strategy function. Let $F = \{\epsilon, (f_{k,l})_{k < 2, l < 2}\}$ ²⁵⁰ be the set of potential permanent faults on the hardware, $f_{k,l}$ ²⁵¹ is a permanent fault on the multiplier k, l. Let $f \in F$ be the ²⁵² hardware fault, $(X_i)_{i < \omega_{\epsilon}}$ be the nominal input sequence. Let ²⁵³ ω_f , $(\operatorname{conf}_i)_{i < \omega_f}$, $(X'_i)_{i < \omega_f}$ be defined by π as follows: ²⁵⁴

$$\forall i < \omega_{\epsilon}, X_i = X \text{ and } \forall i < \omega_f, X'_i = X$$
 255

If
$$f = \epsilon$$
, then $\omega_f = 2$ and $\operatorname{conf}_0 = \operatorname{conf}_1 = \{\neg SP, e_{1,1}, e_{2,0}, e_{0,1}, e_{0,0}, s_{a_1}, \neg s_{a_0}, s_{b_1}, \neg s_{b_0}, \neg c_{\operatorname{acc}}, \neg INV\}.$

Otherwise, $\omega_f = 3$, $\operatorname{conf}_0 = \{\neg SP, \neg e_{k,l}, (e_{i,j})_{i \neq k \lor j \neq l}, s_{a_1}, s_{a_1}, s_{a_0}, s_{b_1}, \neg s_{b_0}, \neg c_{acc}, \neg INV\}$ and $\operatorname{conf}_1 = \operatorname{conf}_2 = \{SP, s_{a_1}, s_{a_1}, s_{a_1}, s_{a_1}, s_{a_2}, s_{b_1}, \neg s_{b_0}, \neg c_{acc}, INV\}$. 260

216

C. Correctness Verification Using SMT 261

Once we have formally modeled the MBW MAC unit, the 262 ²⁶³ next step is to evaluate its correctness. Theorem 2 is the 264 correctness verification problem applied to the MBW MAC ²⁶⁵ model. The fault is applied by forcing the inhibition of a multiplier. 266

Theorem 2 (MAC Correctness): The inputs of MAC do not 267 ²⁶⁸ change during the execution, thus: $\forall i < \omega_{\epsilon}, X_i = X$. Let π ²⁶⁹ be the fault-tolerance strategy defined by Definition 12, and 270 providing ω_f and $(conf_i)_{i < \omega_f}$. Let $(acc_i)_{i < \omega_f}$ be the memory states: 1) let $I(acc_0) \triangleq acc_0 = 0$ be the initialization 271 of the accumulator to 0; 2) let $T_f(acc_i, acc_{i+1}, X, conf_i) \triangleq$ 272 ²⁷³ $\operatorname{acc}_{i+1} = \operatorname{MAC}(\operatorname{acc}_i, X, \operatorname{conf}_i)$ be the accumulation of the new ²⁷⁴ multiplication result; and 3) let $P(\operatorname{acc}_{\omega_f}) \triangleq \operatorname{acc}_{\omega_{\mathcal{E}}} \neq IF(X)$.

MAC is compliant with IF for all $f \in F$ if and only if the 275 ²⁷⁶ following statement is UNSAT: $\exists f \in F, X \in (\mathbb{B}^{16})^2$

$$I(\operatorname{acc}_0) \wedge \bigwedge_{i < \omega_f} T_f(\operatorname{acc}_i, X, \operatorname{conf}_i) \wedge P(\operatorname{acc}_{\omega_f}).$$

Z3 solver has performed the verification in 50 min on a 278 279 PC with a processor i5-1245U 1.60 GHz and 16 Go RAM. 280 The fault-tolerance strategy is effective. The complete model ²⁸¹ is given in an open source GitHub [8].

282

IV. RELATED WORK

Hardware verification is a well-known and challenging 283 284 problem that has received considerable attention in the lit-²⁸⁵ erature. As highlighted by [9], ensuring the compliance of а hardware implementation with its specifications requires 286 substantial effort. To tackle this problem, a first family of 287 methods is based on intensive testing. Yet the complexity of 288 hardware often makes exhaustive testing impractical due to 289 290 the combinatorial explosion of possible scenarios. Another family of approaches is based on formal methods, which offer 291 ²⁹² formal guarantees regarding the correctness of the hardware. ²⁹³ A subset of these methods, discussed in a survey [10], 294 encodes the verification problem as a SMT problem. Clarke 295 et al. [11] provided numerous successful applications of 296 formal methods in verifying hardware designs. A significant 297 advancement in SMT solvers, compared to SAT solvers, 298 lies in the integration of dedicated theory solvers capable 299 of native reasoning on non-Boolean terms. The bitvector ³⁰⁰ theory [12] has been extensively used to reason about hardware 301 implementation of arithmetic operations. Therefore, we rely 302 on a SMT-based encoding of the verification problem to 303 check the correctness of the proposed fault-tolerant hardware 304 accelerator.

V. CONCLUSION

305

322

We propose a twofold methodology to, first, formally model 306 a hardware and ensure its correctness, and second, evaluate its 307 safety strategies, including fault-detection and fault-tolerance 308 strategies. The methodology is the following: 1) formally 309 model the intended function; 2) formally model the hardware; 310 3) formally model the safety strategy; and 4) perform a BMC 311 on a set of hardware model in presence of a permanent fault. 312 We apply it on a simple architecture. 313

This work has two well-identified limitations. First, we have 314 only applied the methodology to one simple hardware. Second, 315 the application of the methodology is not scalable. Future work 316 would be to apply the methodology to various more complex 317 hardware, such as the versatile tensor accelerator [13] (VTA). 318 Additionally, the construction of the formal model will be 319 automated. The automated construction could be based on a 320 CHISEL [14] hardware description language. 321

REFERENCES

- [1] S. Werner, J. Navaridas, and M. Luján, "A survey on design approaches 323 to circumvent permanent faults in networks-on-chip," ACM Comput. 324 Surv., vol. 48, no. 4, pp. 1-36, 2016. 325
- [2] C. W. Barrett, A. Stump, and C. Tinelli, "The SMT-LIB standard version 326 2.0," in Proc. 8th Int. Workshop Satisf. Modulo Theories, vol. 13, 327 Edinburgh, U.K., 2010, p. 14. 328
- C. W. Barrett and C. Tinelli, "Satisfiability modulo theories," [3] in 329 Handbook of Model Checking, E. M. Clarke, T. A. Henzinger, H. Veith, 330 and R. Bloem, Eds., Cham, Switzerland: Springer, 2018, pp. 305-343. 331
- O. Strichman, "Tuning SAT checkers for bounded model check-332 ing," in Proc. Int. Conf. Comput. Aided Verif., 2000, pp. 480-494. 333
- [5] L. M. de Moura and N. S. Bjørner, "Z3: An efficient SMT 334 solver," in Proc. Int. Conf. Tools Algorithms Constr. Anal. Syst., 2008, 335 pp. 337-340. 336
- [6] G. B. Thieu et al., "ZuSE Ki-Avf: Application-specific AI processor 337 for intelligent sensor signal processing in autonomous driving," in Proc. 338 Design, Autom. Test Eur. Conf. Exhib. DATE, 2023, pp. 1-6. 339
- [7] M. Beyer, S. Gesper, A. Guntoro, G. P. Vayá, and H. Blume, "Exploiting 340 subword permutations to maximize CNN compute performance and 341 efficiency," in Proc. 34th IEEE Int. Conf. Appl.-Specif. Syst., Archit. 342 Process. ASAP, 2023, pp. 61-68. 343
- [8] A. Faure-Gignoux, K. Delmas, A. Gauffriau, and C. Pagetti. "Formal 344 verification MBW MAC." Accessed: Mar. 8, 2024. [Online]. Available: 345 https://github.com/AnthonyFaureGignoux/formal_verification_MBW_ 346 MAC 347
- [9] A. Wright, "Modular SMT-based verification of rule-based hard-348 ware designs," Ph.D. dissertation, Dept. Electr. Eng. Comput. Sci., 349 Massachusetts Inst. Technol., Cambridge, MA, USA, 2021. 350
- [10] C. Kern and M. R. Greenstreet, "Formal verification in hardware design: 351 A survey," ACM Trans. Design Autom. Electr. Syst., vol. 4, no. 2, 352 pp. 123-193, 1999. 353
- [11] E. M. Clarke, T. A. Henzinger, H. Veith, and R. Bloem, Eds., Handbook 354 of Model Checking. Cham, Switzerland: Springer, 2018. 355
- C. W. Barrett, D. L. Dill, and J. R. Levitt, "A decision procedure for [12] 356 bit-vector arithmetic," in Proc. 35th Conf. Design Autom. Conf., 1998, 357 pp. 522-527. 358
- [13] T. Moreau et al., "A hardware-software blueprint for flexible deep learn-359 ing specialization," IEEE Micro, vol. 39, no. 5, pp. 8-16, Sep./Oct. 2019. 360
- [14] J. Bachrach et al., "Chisel: Constructing hardware in a Scala embed- 361 ded language," in Proc. 49th Annu. Design Autom. Conf., 2012, 362 pp. 1216-1225. 363