HMC-FHE: A Heterogeneous Near Data Processing Framework for Homomorphic Encryption

Zehao Chen[®], Zhining Cao, Zhaoyan Shen[®], and Lei Ju[®]

Abstract—Fully homomorphic encryption (FHE) offers a 2 promising solution to ensure data privacy by enabling com-3 putations directly on encrypted data. However, its notorious 4 performance degradation severely limits the practical applica-5 tion, due to the explosion of both the ciphertext volume and 6 computation. In this article, leveraging the diversity of computing 7 power and memory bandwidth requirements of FHE operations, 8 we present HMC-FHE, a robust acceleration framework that 9 combines both GPU and hybrid memory cube (HMC) processing 10 engines to accelerate FHE applications cooperatively. HMC-FHE 11 incorporates four key hardware/software co-design techniques: 12 1) a fine-grained kernel offloading mechanism to efficiently 13 offload FHE operations to relevant processing engines; 2) a 14 ciphertext partitioning scheme to minimize data transfer across 15 decentralized HMC processing engines; 3) an FHE operation 16 pipeline scheme to facilitate pipelined execution between GPU 17 and HMC engines; and 4) a kernel tuning scheme to guarantee 18 the parallelism of GPU and HMC engines. We demonstrate that ¹⁹ the GPU-HMC architecture with proper resource management 20 serves as a promising acceleration scheme for memory-intensive 21 FHE operations. Compared with the state-of-the-art GPU-based 22 acceleration scheme, the proposed framework achieves up to 23 2.65 x performance gains and reduces 1.81 x energy consumption 24 with the same peak computation capacity.

25 Index Terms—Accelerator, homomorphic encryption, near 26 memory processing.

I. INTRODUCTION

27

²⁸ **F** ULLY homomorphic encryption (FHE) is an encryp-²⁹ **F** tion scheme that enables computations to be performed ³⁰ directly on encrypted data, where no decryption for

Manuscript received 10 August 2024; accepted 10 August 2024. This work was supported in part by the Natural Science Foundation of China under Grant 62372272; in part by the Department of Science and Technology of Shandong Province under Grant SYS202201; in part by the Quan Cheng Laboratory under Grant QCLZD202302 and Grant CCF-AFSG RF20220011; in part by the Taishan Scholars Program under Grant tsqn202211281; in part by the Key Research and Development Program of Shandong Province under Grant 2023CXPT002; and in part by the Open Project Program of Wuhan National Laboratory for Optoelectronics under Grant 2022WNLOKF018. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Lei Ju.*)

Zehao Chen is with the School of Cyber Science and Technology, Shandong University, Qingdao 266237, China, and also with Quan Cheng Laboratory, Jinan 250012, China.

Zhining Cao is with the School of Computer Science and Technology, Shandong University, Qingdao 266237, China.

Zhaoyan Shen is with the School of Computer Science and Technology, Shandong University, Qingdao 266237, China, and also with the Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan 430074, China.

Lei Ju is with Quan Cheng Laboratory, Jinan 250012, China (e-mail: julei@sdu.edu.cn).

Digital Object Identifier 10.1109/TCAD.2024.3447212

intermediate steps during the computation is required. With ³¹ the ability to perform arithmetic operations without revealing ³² user data privacy, FHE becomes one of the most promising ³³ privacy protection techniques and has been gradually deployed ³⁴ in application scenarios, including encrypted databases [1] and ³⁵ machine learning [2]. ³⁶

Nonetheless, the concerning computational speed of FHE 37 remains a major obstacle hindering its rapid advancement. 38 Since the method of constructing the ciphertext space results 39 in a substantial expansion of computation and data scale, 40 the computing speed of ciphertext experiences a drastic 41 degradation of several orders of magnitudes $(10^3 \sim 10^6)$ 42 compared to plaintext [3]. To solve this issue, numerous 43 studies [4], [5], [6], [7], [8], [9], [10], [11] have focused 44 on building domain-specific hardware accelerators to enhance 45 the performance of FHE operations through resource reuse 46 and increased parallelism. Meanwhile, researchers have also 47 explored deploying FHE operations on GPU platforms to 48 support privacy protection applications in various scenarios 49 comprehensively [12], [13], [14], [15]. These efforts have 50 yielded a substantial enhancement in the speed of ciphertext 51 computation, reducing the performance gap by $2 \sim 3$ orders of 52 magnitude. 53

In the design of FHE accelerators, due to the memory-54 intensive nature, the demand for memory capacity and 55 bandwidth far surpasses the computational requisites. For instance, ASIC schemes typically use large on-chip stor-57 age [7], [16]. Meanwhile, FPGA (or GPU)-based accelerator 58 designs identify on-chip BRAM (or Shared Memory) capac-59 ity as the performance bottleneck [4], [12]. In this work, 60 we further conduct extensive quantitative analysis on the 61 arithmetic intensity (AI) of each FHE operation on GPU 62 devices. Our analysis results further reinforce the significance 63 of prioritizing the alleviation of bandwidth constraints as the 64 foremost endeavor in accelerating FHE operations. 65

The memory-intensive characteristics of FHE naturally 66 make hybrid memory cube (HMC) a natural choice for FHE 67 acceleration. In particular, the GPU-HMC architecture (as 68 demonstrated in previous work [17], [18], [19], [20], [21]) as 69 shown in Fig. 1 is a promising candidate which is composed 70 of a centralized GPU device and multiple auxiliary HMC 71 processing engines. By encapsulating various computing logic 72 for computing while having the characteristics of high-internal 73 bandwidth, low latency, and low-power consumption, the 74 GPU-HMC architecture offers a balanced tradeoff between computing power and bandwidth resources for individual FHE 76 operations. Nonetheless, relying solely on this architectural 77

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Typical GPU-HMC architecture [17], [18].

⁷⁸ setup leads to suboptimal overall performance enhancement,
⁷⁹ and several challenges must be effectively addressed with an
⁸⁰ automatic design flow.

Challenge 1: Different FHE operations exhibit varying com putation and memory intensity. Thus, exquisitely offloading
 FHE operations to their preferred processing engines (GPU or
 HMCs) becomes a primary problem to address.

Challenge 2: To execute an FHE operation on distributed
 HMC processing engines in a parallel fashion, it is essential to
 reduce the inter-HMC data transfer between parallel executed
 subtasks.

Challenge 3: It is critical to utilize the parallel computation capacity between GPU and HMCs for overall system performance, which necessitates sophisticated scheduling to achieve inter- and intra-operation parallelism.

In this article, to overcome the above challenges, we 93 ⁹⁴ propose a design flow framework for GPU-HMC-based FHE 95 acceleration, which consists of a series of hardware/software 96 co-designs. First, we introduce an offloading mechanism 97 for FHE operations, which categorizes the operations into ⁹⁸ reusable basic kernels and determines the affinity for the 99 GPU or HMC engines based on the AI. Moreover, we 100 propose a ciphertext partitioning scheme by decoupling the 101 structure of ciphertext polynomials, which ensures efficient 102 global memory bandwidth utilization while achieving paral-103 lelism and load balancing. Then, we undertake a thorough 104 analysis of data dependency and propose an interoperation ¹⁰⁵ pipeline scheme to facilitate parallel execution between GPU 106 and HMC engines. Finally, for HE operations outside the above-mentioned pipeline stages, we propose a fine-grained 107 ¹⁰⁸ intraoperation tuning scheme to further balance the workload between GPU and HMC engines. 109

¹¹⁰ The contributions of this work are summarized as follows.

To the best of the authors knowledge, this is a pioneer
 work that introduces FHE operation acceleration with
 heterogeneous GPU-HMC architecture. It unveals that
 GPU-HMC architecture is a promising design choice
 for FHE acceleration given the distinct computation and
 memory intensity between FHE operations.

2) This article proposes a design flow framework which automatically performs FHE operation scheduling and data allocation on the GPU-HMC architecture. The framework synergistically integrates a set of hardware/software co-design techniques to achieve working balancing and high-memory bandwidth utilization.

3) The experimental results on practical FHE workloads
 show up-to 2.65× speedup and up-to 1.81× energy
 efficiency (EE), compared to the state-of-the-art GPU based accelerator design. Meanwhile, the scalability of

the proposed GPU-HMC architecture has also been 127 evaluated.

The remainder of this article is organized as fol-¹²⁹ lows. Section II introduces the background and motivation. ¹³⁰ Section III gives an overview of HMC-FHE framework. ¹³¹ Section IV describe the detail techniques of HMC-FHE. ¹³² Section V evaluates HMC-FHE. Sections VI and VII discuss ¹³³ the related work and conclusion. ¹³⁴

II. BACKGROUND AND MOTIVATION

In this section, we first introduce the basic of FHE with a ¹³⁶ typical algorithm CKKS [22]. Next, we briefly introduce the ¹³⁷ structure of hybrid memory cube (HMC) processing engines. ¹³⁸ Lastly, we provide the motivation of this work. ¹³⁹

A. FHE Schemes

FHE, exampled by schemes, such as CKKS [22], BFV [23], 141 and BGV [24], enables arbitrary computations on ciphertexts 142 without the need for decryption. This article primarily concentrates on the CKKS scheme due to its unique capability 144 to handle plaintext inputs comprising arbitrary fixed-point real 145 numbers, which has facilitated its application across a broader 146 range of fields. Note that the proposed techniques and schemes 147 are equally applicable to other FHE schemes, e.g., BFV, and 148 BGV. 149

Ciphertext Structure in CKKS: In the CKKS scheme, each 150 batch of N/2 real numbers is encoded and encrypted as 151 a pair of polynomials with degree N in the ring $R_Q = 152$ $Z_Q[X]/(X^N+1)$, where Q is a prime number with hundreds or 153 thousands of bits that relate directly to the ciphertext spaces. 154 Each polynomial consists of N coefficients, which are integers 155 modulo by Q. To enable efficient modulo computations of 166 the wide Q and coefficients, the residue number system 157 (RNS) is presented to convert these wide coefficients into 158 L residue polynomials with machine-word-length coefficients. 159 Consequently, the ciphertext can be initially represented as a 160 pair of 2-D matrices with width L and depth N. 161

CKKS Basic Kernel: The CKKS algorithm is built upon 162 a set of basic kernels. All basic kernels are summarized as 163 follows. 164

- 1) *Addition/Subtraction (Add/Sub)*, which execute elementwise operations to add or subtract two polynomials. 166
- 2) *Tensor Product (TensorP)*, which conducts element-wise 167 product of two polynomials. 168
- Number Theory Transformation (NTT and iNTT), which 169 enables the conversion between polynomials represented 170 by coefficients and those represented by point-values, 171 significantly speeding up polynomial multiplication. 172
- 4) Fast Basic Conversion (Conv), which converts the RNS 173 basis based on B = { $p_0, p_1, \ldots, p_{K-1}$ } and C = 174 { q_0, q_1, \ldots, q_l }, $0 \le l \le L$. We refer to the operations 175 occurring during modulus increase or modulus decrease as 176 *ConvUp* (ConvU) and ConvDown (ConvD), respectively. 177
- 5) *Inner Product (InnerP)*, which integrates several ¹⁷⁸ *TensorP* kernels along with a single *Add* kernel to ¹⁷⁹ accumulate the results of *TensorP*. ¹⁸⁰

140

APIs	Description	Basic Kernels	
CCAdd	Add two ciphertexts.	Add	
PCMult	Multiply a plaintext with a ciphertext.	TensorP	
CCMult	Multiply a ciphertext	TensorP, NTT, iNTT,	
	with a ciphertext.	Conv, InnerP	
Rotate	Rotate the ciphertexts	NTT, iNTT, Conv,	
	according to an index.	Sub, InnerP, AMorph	
HRotate	Batch processing of	NTT, iNTT, Conv,	
	Rotate operation.	Sub, InnerP, AMorph	

TABLE I DIFFERENT CKKS OPERATIONS

6) Automorph (AMorph), which performs the permutation
 operation on the polynomial using an index r.

CKKS Compound Kernel: The aforementioned basic kernels
 are typically amalgamated into more complex compound
 kernels, as outlined below.

 ModUp and ModDown adjust the precision of the ciphertext modulus. ModUp enhances precision to accommodate more sophisticated CKKS operations, whereas ModDown lowers precision to control noise expansion. Both ModUp and ModDown encompass iNTT, ConvU (for ModUp)/ConvD (for ModDown), and NTT kernels.

2) *KeySwitch* facilitates the efficient and secure transition
 of ciphertexts encrypted at varying levels. This mech anism is crucial in CKKS for operations like *CCMult*,
 Rotate. Specifically, it consists of *ModUp*, *InnerP*, and
 ModDown kernels.

3) *Rescale* is designed to constrain noise within a specified
 range. It is composed of *iNTT*, *NTT*, and *Sub* kernels.

 4) *Bootstrapping* mitigates the accumulated error throughout the computational process and resets the ciphertext's noise level, thereby enabling continued operations on the

ciphertext. This operation encompasses all basic kernels. *CKKS APIs:* By reorganizing these kernels based on specific rules, CKKS provides a series of APIs for external applications to implement homomorphic computation. Table I cor details the functional description and composition of kernels for these APIs.

209 B. Hybrid Memory Cube

Fig. 1 illustrates a heterogeneous GPU-HMC architecture 210 211 with four HMCs, and each HMC adopts a 3-D-stacking ²¹² architecture within a single package, layering multiple memory ²¹³ dies atop a logic die through the utilization of through-silicon 214 via (TSV) technology. Each memory die is subdivided into ²¹⁵ several partitions, which are vertically aligned to form vaults, 216 analogous to conventional memory channels. To enhance par-217 allel processing across the vaults in the HMC, a dedicated vault 218 controller is assigned to each vault. The logic inside an HMC ²¹⁹ typically incorporates one or more streaming multiprocessors ²²⁰ (SMs) [25] or bespoke processing units [26], tailored to boost performance across a variety of applications. Data inside an 221 222 HMC can be directly transferred to its logic layer via the 223 TSV technology, allowing for short-path data transfer and, in 224 combination with the parallel structure of vaults, achieving



Fig. 2. Roofline model of different CKKS APIs on NVIDIA RTX Geforce 3090.

high-internal bandwidth and low-access latency, whereas since ²²⁵ the number of processing units in the HMC logic layer is ²²⁶ relatively limited, it offers reduced computational capacity ²²⁷ compared to GPUs, making it generally suitable for memoryintensive workloads. ²²⁹

Moreover, HMC exhibits impressive scalability. Multiple ²³⁰ HMC devices can be interconnected using I/O links on a ²³¹ silicon interposer, enabling parallel operations, or they can be ²³² connected to GPUs to facilitate joint processing efforts. As ²³³ illustrated in Fig. 1, packet-based protocols are utilized for ²³⁴ communications between HMCs or between HMCs and GPUs, ²³⁵ supporting the bidirectional flow of commands and data. It ²³⁶ should be noted that the latency for data transfer between ²³⁷ HMC devices via I/O links is over three times higher than ²³⁸ the latency for local access by the processing units within the ²³⁹ logic layer. ²⁴⁰

C. Motivation

In this section, we first provide two observations of CKKS ²⁴² kernels with some preliminary experiments. Then, we discuss ²⁴³ the advantages of a GPU-HMC heterogeneous architecture in ²⁴⁴ enhancing the performance of FHE operations. ²⁴⁵

1) Observation 1–CKKS APIs Exhibit a Greater Demand 246 for Memory Bandwidth Compared to Computational 247 *Requirements:* The arithmetic logic of the CKKS scheme 248 is based on the polynomial field of ciphertext, so it 249 inherits the memory-intensive characteristic of poly- 250 nomial computations. This highlights the reality that 251 greater computational power is not the primary impetus 252 for accelerating FHE schemes. Instead, the predominant 253 constraint that curtails the performance is the efficiency 254 of data movement. To further quantify the impact of 255 bandwidth on performance and to gain insight into the 256 memory/compute characteristics of FHE operations, we 257 build a roofline model [27] using the NVIDIA GeForce 258 RTX 3090 as an illustrative instance to show the primary 259 bottleneck in FHE operations. We adopt FHE encryption 260 parameters as in [13] (e.g., $N = 2^{16}, L = 45$) for the 261 illustrative example. As shown in Fig. 2, the horizontal 262 roof represents the peak computation capacity (i.e., 35.6 263 TFLOPS) while the diagonal roof expresses the memory 264 bandwidth (i.e., 936 GB/s) of the target hardware plat- 265 form. The x-axis represents AI, which is a ratio of 266 computation to memory access during the execution 267 progress of CKKS operations. Overlaying the CKKS 268 APIs on this model reveals a significant insight: all 269



Fig. 3. SM and memory utilization during different CKKS kernels runtime.

CKKS APIs exhibit significantly low AI. In particular, 270 these operations are situated below the diagonal roof 271 and are far from fully exploiting the peak computational 272 power of the hardware platform. This finding suggests 273 that the efficiency of data movement is constraining the 274 performance of these APIs, and simply deploying them 275 to more powerful hardware devices may result in little 276 boost in the overall performance. 277

- 2) Observation 2-Different CKKS Basic Kernels Show 278 Varying Memory Bandwidth and Computational 279 Requirements: Our evaluation results also reveal that 280 although all CKKS APIs exhibit memory-intensive 281 characteristics, the underlying basic kernels within 282 CKKS APIs prioritize computing power and bandwidth 283 requirements differently. We ran all CKKS kernels on 284 an NVIDIA Geforce 3090 platform and accessed their 285 resource utilization using the Nsight Compute [28] 286 tool. The SM and Memory utilization results shown 287 in Fig. 3 demonstrate while nearly all kernels exhibit 288 memory-intensive behavior, certain kernels (e.g., NTT, 289 Conv) also impose substantial demands on computation 290 resources. This suggests that there might be kernels more 291 suited for execution on the GPU engines. To further 292 investigate the aforementioned issues, we choose two 293 of the most representative CKKS APIs (i.e., *PCMult*: a) 294 plaintext-ciphertext multiplication, comprising TensorP 295 and b) CCMult: Ciphertext-ciphertext multiplication, 296 comprising a series of CKKS basic kernels) and 297 run them on GPU and HMC processing engines 298 (for details, see Section V), respectively. Fig. 4(a)299 300 illustrates the execution latency of these two APIs on different platforms, whereas Fig. 4(b) provides the time 301 consumption of different stages during the execution of 302 CCMult on GPU and HMC sides. The results shown in 303 Fig. 4(a) and (b) reveal two critical phenomena: 304
- a) Different CKKS APIs exhibit distinct preferences
 for HMC sides. Specifically, *PCMult* tends HMC
 side, while *CCMult* demonstrates a preference for
 the GPU side.
- b) Even within a single CKKS API, the various stages of its internal execution process display differing affinities for HMC side. This phenomenon primarily stems from the fact that *CCMult* encompasses all CKKS kernels outlined in Section II-A except for *AMorph*, and these kernels possess varied affinities with the HMC side.



Fig. 4. Different affinity tendencies of different CKKS operations, refer to Section V for detailed settings. (a) CKKS operation. (b) Breakdown analysis.



Fig. 5. Overview of HMC-FHE.

These two observations reveal the importance of bandwidth ³¹⁶ in the efficiency of CKKS operations. Additionally, they high-³¹⁷ light another crucial point: blindly offloading FHE operations ³¹⁸ to HMC processing engines is not always advantageous. This ³¹⁹ is because certain FHE kernels still require a delicate balance ³²⁰ between computational and bandwidth requirements. In this ³²¹ study, we aim to develop a kernel-level scheduling framework ³²² leveraging the GPU-HMC heterogeneous architecture to efficiently accelerate FHE operations. ³²⁴

III. HMC-FHE FRAMEWORK

325

Fig. 5 provides an overview of the proposed HMC-FHE ³²⁶ design. A typical GPU-HMC architecture is adopted as the ³²⁷ accelerator hardware [17], [18]. This architecture integrates ³²⁸ three distinct types of devices, each with specialized capabilities: 1) GPU, serving as the primary processing engine, focuses ³³⁰ on computation-intensive tasks; 2) HMC, serving as a secondary processing engine and the global memory for the GPU, ³³² focuses on memory-intensive tasks; and 3) CPU, serving as an ³³³ auxiliary processing device, receives applications and workloads and plays a pivotal role in overseeing task scheduling ³³⁵ ³³⁶ and resource management between GPU and HMC engines. ³³⁷ To eliminate redundant data transfers between GPU and HMC 338 devices, the HMC devices are directly connected to the GPU ³³⁹ side via their memory links on a silicon interposer, replacing the traditional GPU global memory interface. Additionally, the 340 interaction and data communication among these three devices 341 facilitated through the packet-based protocol (as mentioned is 342 Section II-B), which is managed by the HMC devices, 343 in ensuring reliable and efficient data transfer within the system. 344 To accelerate an FHE application, we propose the HMC-345 346 FHE framework to automatically map and schedule the 347 FHE operations on the GPU-HMC architecture, comprising 348 four crucial components: 1) a fine-grained kernel offloading 349 scheme; 2) a ciphertext partitioning scheme; 3) a kernel 350 execution pipeline scheme; and 4) a kernel tuning scheme. These components collaborate to address three challenges as 351 352 mentioned in Section I.

The fine-grained kernel offloading scheme is utilized to 353 354 distribute various CKKS basic kernels to GPU or HMC 355 engines based on their resource affinity. To enhance the parallelism of CKKS basic kernels assigned to HMC engines, 356 we propose a ciphertext partitioning scheme aimed at achiev-357 358 ing data parallelism across multiple HMC devices, which achieved by mapping each ciphertext to multiple HMC is 359 360 devices. The kernel execution pipeline scheme leverages the loose data dependencies within the data flow graph (DFG) of 361 362 those compound CKKS operations and allows their composed kernels to be executed between GPU and HMC engines in a 363 ³⁶⁴ pipeline fashion. Finally, to fully harness the capabilities of 365 both the GPU and HMC engines, a kernel tuning module is ³⁶⁶ employed to dynamically reallocate kernels between the GPU 367 and HMC engines based on runtime status. This ensures the 368 maximization of system parallelism.

369 IV. HMC-FHE COMPONENT DESIGN

In this section, we will provide the design details of the proposed four key functional components of HMC-FHE.

372 A. FHE Kernel Offloading Model

Based on the analysis of FHE operations as shown in 373 ³⁷⁴ Section II-C, we propose a fine-grained FHE kernel offloading 375 model to offload these underlying CKKS basic kernels smartly 376 between GPU and HMC processing engines. The fundamental principle lies in the AI value of a kernel, which notably 377 378 impacts its ideal processing location: kernels with lower AI 379 tend to favor the HMC processing engine, as they require ³⁸⁰ less computational power. Conversely, kernels with higher AI, signaling a greater demand for computational resources, are 381 ³⁸² more effectively to be offloaded to the GPU. This concept 383 is further illustrated in Fig. 6, showcasing a roofline model ³⁸⁴ example utilizing an NVIDIA GPU with multiple HMC cubes 385 (for details, see Section V-A). Fig. 6 show that kernels with 386 AI values below the Critical AI (CAI, defined as the ratio 387 of the HMC peak computation capacity to GPU bandwidth) 388 can effectively utilize the computing resources available at the 389 HMC processing engine. However, when the AI of a kernel



Fig. 6. Roofline model based on the GPU-HMC architecture adopted in this article.

surpasses the CAI, executing it on the GPU processing engine 390 becomes more beneficial. 391

However, obtaining the AI of various CKKS kernels with 392 different parameters in advance presents a challenge. To 393 address this, we formulate a linear programming model for 394 these CKKS kernels to quantify their computation and memory 395 access ratio. This linear programming model comprises three 396 key metrics, namely, global memory AI (MAI, the value 397 is denoted as m), shared memory AI (SMAI, the value is 398 denoted as s), and the ratio of shared memory instruction 399 (SMI), count to the total instruction (TI) count (SMI: TI ratio, 400 the value is denoted as r). MAI describes the computation- 401 to-data access ratio when data resides in memory from an 402 instructional perspective, while SMAI represents the same 403 ratio when data resides in the cache. Both metrics function 404 akin to AI, with lower values indicating reduced computational 405 demands. Additionally, SMI:TI delineates the ratio of instruc- 406 tions accessing cached data to TIs, serving as a weighting 407 mechanism to gauge the interplay between MAI, SMAI, and 408 AI. A higher value suggests that SMAI exerts a stronger 409 influence on AI. Note that all metrics are static and can be 410 readily obtainable through source code parsing. Consequently, 411 the host can seamlessly execute the kernel offloading process 412 in real-time with negligible overhead 413

Affinity =
$$\begin{cases} HMC, & \text{if } x_{1-r}x_m + c_1x_rx_s < CAI \\ GPU, & \text{otherwise.} \end{cases}$$
(1) 414

Hence, the kernel offloading model is as shown in (1), where $_{415}$ c_1 is a constant, representing the linear factors of the mapping $_{416}$ of SMAI to CAI. x_m , x_s , x_r represent the MAI, SMAI, SMI:TI $_{417}$ Ratio of kernel x, respectively. Accordingly, if the output of the $_{418}$ model is less than CAI, it indicates that the current kernel is $_{419}$ memory-intensive, implying a higher priority for its bandwidth $_{420}$ requirement. Consequently, the kernel will be offloaded to the $_{421}$ HMC side. Otherwise, the kernel will be offloaded to the $_{422}$ GPU side. Table II illustrates the outcomes of various metrics $_{423}$ and the affinity of different CKKS kernels within the context $_{424}$ described in Section II-A.

B. Bandwidth-Aware Ciphertext Partitioning

To leverage the parallelism offered by the multiple HMCs, 427 those basic kernels offloaded to the HMC can be processed in 428 two ways: one approach is assigning a series of basic kernels to 429 different HMC engines by a proper schedule mechanism. Each 430

TABLE IIMETRICS AND THE AFFINITY RESULTS UNDER THE SETTINGSMENTIONED IN SECTION V-A. LEGEND: I) MAI AND SMAI (MEMORYTO COMPUTE RATIO = $0 \le L < 1 \le M < 5 \le H$) AND II) RATIO (SHAREDINS. TO INS. = $0 \le L < 0.1 \le M < 0.5 \le H$)

Kernel	MAI	SMAI	SMI:TI Ratio	Affinity
Add	L	L	L	HMC
Sub	L	L	L	HMC
TensorP	L	L	L	HMC
iNTT	Н	М	М	GPU
NTT	Н	M	М	GPU
ConvU	Н	M	М	GPU
ConvD	Н	M	М	GPU
InnerP	L	L	L	HMC
AMorph	L	L	L	HMC



Fig. 7. Overview of Ciphertext partitioning scheme and assume that the number of HMC devices is 4. The ciphertext is composed of L polynomials and each polynomial contains N coefficients. The coefficients from the same position of the L polynomials are denoted as residue.

⁴³¹ HMC engine manages a complete ciphertext independently, ⁴³² treating each HMC as an autonomous entity. Alternatively, ⁴³³ one can accelerate a single basic kernel using multiple HMCs, ⁴³⁴ with each HMC handling a portion of a single ciphertext. ⁴³⁵ In this setup, all HMC engines function collectively as a ⁴³⁶ unified entity. The former is heavily dependent on the DFG of ⁴³⁷ applications. If there are data dependencies between basic ker-⁴³⁸ nels, some HMC processing engines may remain idle, leading ⁴³⁹ to inefficient resource utilization. The latter allows multiple ⁴⁴⁰ HMC engines to collaboratively execute a CKKS basic kernel, ⁴⁴¹ effectively guaranteeing resource utilization regardless of the ⁴⁴² DFG of applications. In this article, our focus lies on this latter ⁴⁴³ method.

As mentioned in Section II-B, it was noted that the transfer latency between HMC devices exceeds three times that of local access within an HMC. Hence, the ciphertext partitioning scheme must be carefully designed to ensure its performance gain. We introduce a bandwidth-aware ciphertext partitioning (BaCP) scheme, which fulfills the following three criteria by maintaining the coherence of parallel and data access patterns within the CKKS basic kernel: 1) ensuring the parallel processing capabilities of multiple HMC engines; 2) attaining load balance across the multiple HMC engines; and 3) minimizing data transfer between HMC devices.

As shown on the left side of Fig. 7, the original dense time ciphertext is organized as an N * L matrix. This structure can understood as comprising either L polynomials (each of degree N) or N residues (each of degree L). In the BaCP scheme, the ciphertext is first decomposed into four parts, with each part containing (N/4) residues (assuming there are four HMC devices). Subsequently, each part is evenly distributed across different HMC devices, as illustrated on the right side $_{462}$ of Fig. 7. For instance, considering HMC one, it manages $_{463}$ residues indexed 1_{st} , 4_{th} , 8_{th} , ..., $(N-3)_{th}$.

This partitioning scheme brings two advantages.

 Parallelism and Load Balancing: The CKKS basic 466 kernel, initially processed by a single HMC engine, 467 is transformed into four parallel subkernels of equal 468 scale and function. These four subkernels can then 469 be concurrently processed by four HMCs, facilitating 470 parallel execution. 471

465

498

2) Decoupling of Ciphertext Structure and Access Patterns: 472 By decoupling the inherent structure of L polynomials, 473 our approach enables the alignment of data access pat- 474 terns and parallel patterns within CKKS basic kernels, 475 fostering collaboration between them. Consider the sce- 476 nario where the HMC side processes the InnerP kernel, 477 which involves data movement across L polynomials and 478 conducts multiply-accumulation (MAC) operations. The 479 BaCP scheme redefines it as four smaller subkernels. 480 each handling inputs of size (N/4) * L. Each subker- 481 nel then executes (N/4) independent MAC operations 482 aimed at (N/4) * L residues. Within this setup, every 483 MAC operation utilizes elements from the same residue, 484 ensuring that all data access occurs locally within the 485 vaults of a single HMC device. 486

The BaCP scheme aligns well with CKKS kernels offloaded ⁴⁸⁷ to the HMC engines, except for *AMorph*. For kernels, such as ⁴⁸⁸ *Add*, *Sub*, and *TensorP*, which involve element-wise operations ⁴⁸⁹ like multiplication or addition, the BaCP scheme avoids ⁴⁹⁰ conflicts between parallel modes and data access patterns. ⁴⁹¹ However, *AMorph*, due to its data access pattern being the ⁴⁹² opposite of *InnerP*, necessitates some level of data transfer ⁴⁹³ between HMCs under the BaCP scheme. Nonetheless, considering the infrequent calls of *AMorph* and the relatively minimal ⁴⁹⁵ data transfer compared to *InnerP*, the overall efficiency of the BaCP scheme is minimally impacted. ⁴⁹⁷

C. Kernel Execution Pipeline

While the offloading mechanism and ciphertext partitioning 499 scheme improve the execution efficiency of CKKS kernels, the 500 inherent data dependencies among these kernels necessitate 501 their execution on the GPU and HMC engines in a serial man- 502 ner. This introduces idle periods that reduce system parallelism 503 and throughput. Taking the CCMult API as an example, which 504 comprises four sequential CKKS operations (TensorP \rightarrow 505 $ModUp \rightarrow InnerP \rightarrow ModDown$), the kernel offloading model 506 assigns TensorP and InnerP to the HMC engines (as indicated 507 in Table II). Consequently, the processing engines within both 508 the GPU and HMC engines will alternate between idle states, 509 as depicted in Fig. 8(a). To tackle this issue, our objective is 510 to identify loose data dependencies from interkernel within 511 the DFG and adjust the execution sequence of certain kernels 512 accordingly. This allows for the asynchronous execution and 513 pipeline processing of different CKKS kernels across the GPU 514 and HMC sides, thereby reducing the idle period of the system. 515

Our main focus lies on CKKS compound operations, par- 516 ticularly on compound kernels (e.g., *Bootstrapping*) or CKKS 517



Fig. 8. Pipelined execution inside GPU-HMC architecture. ModUP (ModDown) consists of NTT, INTT, and ConvU (ConvD). The parameter dnum = 4. (a) Execution flow of a CCMult. (b) Loose data dependency 1. (c) Loose data dependency 2.

⁵¹⁸ APIs (e.g., *CCMult, Rotate*) that incorporate the *KeySwitch* ⁵¹⁹ kernel. These compound operations, including *KeySwitch*, are ⁵²⁰ primarily focused on for the following reasons.

- They are the most time-consuming operations. A significant proportion of time in applications is consumed by a large number of *KeySwitch* calls, constituting over 90% of the time cost of applications [4], [29].
- 2) According to the kernel offloading model, these com-525 pound operations uniquely exhibit the characteristic 526 of alternating between the GPU and HMC sides. In 527 contrast, basic kernels like Add and Sub do not support 528 pipelining across both sides. After a comprehensive 529 analysis of the DFG for the mentioned operations, we 530 identify two primary types of loose data dependencies. 531 To illustrate these differences, we utilize the *CCMult* 532 API as a case study: 533
- a) Loose Data Dependency 1: For the data depen-534 dency within KeySwitch (ModUp \rightarrow InnerP \rightarrow 535 ModDown), we employ the General KeySwitch 536 scheme [30] to divide the $ModUp \rightarrow InnerP$ 537 sequence into *dnum* smaller stages. At this point, 538 the output of each *ModUp* serves as the input for 539 the corresponding InnerP, and the dnum ModUp 540 \rightarrow InnerP stages operate in complete parallelism. 541 Consequently, we can utilize a pipelining approach 542 to alternately execute *ModUp* and *InnerP* on the 543 GPU and HMC engines, thereby implicitly con-544 cealing resource idleness. Subsequently, the data 545 flow of CCMult transitions from the configuration 546 depicted in Fig. 8(a) to that illustrated in Fig. 8(b). 547
- b) Loose Data Dependency 2: Another instance of 548 loose data dependence occurs at the intersection 549 of the TensorP kernel and the KeySwitch kernel. 550 Specifically, TensorP computes four element-wise 551 multiplications and generates three outputs, one 552 of which serves as the input to KevSwitch. 553 This implies that we can rearrange the execu-554 tion sequence between TensorP and KeySwitch, 555 allowing TensorP to first compute the KeySwitch 556 input. Subsequently, the data dependency between 557 TensorP and KeySwitch is eliminated, enabling 558

their parallel execution at runtime. After restruc- ⁵⁵⁹ turing the data flow, the data flow of *CCMult* ⁵⁶⁰ transitions from the configuration depicted in ⁵⁶¹ Fig. 8(b) to that illustrated in Fig. 8(c), further ⁵⁶² enhancing system efficiency. ⁵⁶³

Note that the aforementioned loose data dependencies are 564 general and can be extended to other operations that include 565 *KeySwitch*. Therefore, the two pipeline schemes described also 566 apply to *Rotate* and *Bootstrapping*. 567

D. Kernel Tuning

The kernel execution pipeline scheme primarily guarantees 569 parallel processing capability in the system for specific kernels. 570 However, in other scenarios, such as when the GPU engine 571 executes *ModDown* or the HMC engine handles basic kernels 572 like *Add* or *Sub*, the processing engines on the opposite side 573 remain idle. 574

To address this issue, we propose a kernel tuning scheme 575 aimed at optimizing resource utilization throughout the entire 576 runtime. This scheme entails extracting subkernels from the 577 active GPU or HMC engines and reallocating them to idle 578 HMC or GPU engines. This ensures a more balanced and 579 efficient utilization of resources across the architecture. It 580 is important to note that this approach deviates from the 581 kernel offloading model, but the enhanced utilization of system 582 resources yields performance gains. 583

To ensure the efficiency of kernel execution, our kernel 584 tuning scheme adheres to two design principles: 1) ensuring 585 load balancing between the GPU and HMC engines and 586 2) minimizing the data transfer overhead between multiple 587 HMC devices, particularly when extracting subkernels from 588 the GPU engine and assigning them to the HMC engines. Next, 589 we provide a detailed explanation of the kernel tuning scheme 590 from both the GPU and HMC perspectives. 591

Kernels in HMC. For basic kernels offloaded to the HMC ⁵⁹² engines (e.g., *Add*, *Sub*), since they lack specific layout constraints for ciphertext elements (as discussed in Section IV-B), ⁵⁹⁴ it is feasible to extract subkernels and reoffload them to ⁵⁹⁵ the GPU engine. Taking the tuning process of the *Add* ⁵⁹⁶ kernel illustrated in Fig. 9(a) as an example, its ciphertext is ⁵⁹⁷ partitioned into two parts, with the GPU and HMC engines ⁵⁹⁸ handling one portion each, respectively. Moreover, to ensure ⁵⁹⁹ load balance, the ratio of data scale processed by the GPU and HMC engines adheres to ⁶⁰¹

$$\frac{\text{GPU}_{\text{workload}}}{\text{HMC}_{\text{workload}}} = \frac{\text{Roofline}_G(\theta(x))}{\text{Roofline}_H(\theta(x))}$$
(2) 602

where $\theta(x) = x_{1-r}x_m + c_1x_rx_s$ (as discussed in Section IV-A), 603 represents the AI of kernel *x*. Roofline_{*G*}($\theta(x)$) and 604 Roofline_{*N*}($\theta(x)$) denote the available peak performance of 605 kernel *x* on the roofline models of GPU and HMC, 606 respectively. Therefore, the ratio of data scale (i.e., 607 GPU_{workload}/HMC_{workload}) processed by both sides aligns 608 with the ratio of their performance for associated kernels. 609

Kernels in GPU: For *ModDown*, the situation is considerably more complex. This complexity arises primarily because 611 the *NTT* and *iNTT* kernels within *ModDown* necessitate data 612 permutation across coefficients of each polynomial, whereas 613



Fig. 9. Kernel tuning scheme. (a) and (c) describes the kernel tuning details between GPU and HMC engines; (b) illustrates the execution progress of an 8-input *NTT*, where different colors represent elements located in different HMC devices.

⁶¹⁴ the ciphertext partitioning scheme does not allocate a complete ⁶¹⁵ polynomial to an HMC device. Consequently, when these ⁶¹⁶ kernels are offloaded to the HMC engines, it initiates extensive ⁶¹⁷ data exchanges between HMC devices, thereby diminishing ⁶¹⁸ the data movement efficiency of the system. To address this ⁶¹⁹ issue, the kernel tuning scheme adopts a 2-phase NTT method ⁶²⁰ based on the relationship between the data access pattern ⁶²¹ within the *NTT* and the BaCP scheme.

Fig. 9(b) outlines the execution details of an 8-input *NTT*, wherein the computation process is segmented into three tages, each comprising a series of butterfly operations [31]. Suppose this kernel is reallocated to HMC engines, with the polynomial interleaved across the four HMC devices following the BaCP approach. In Stage 0, input *x* undergoes butterfly operations with input x + 4 ($1 \le x \le 4$, stride = 4), where the inputs for each butterfly operation originate from the same HMC device. However, in Stage 1 or 2, the stride for the butterfly operations is 2 or 1, respectively, necessitating data exchanges between HMC devices.

We can extend this scenario to larger *NTT* inputs. For any given *N*, any HMC device can execute the $0 \sim \log_2 (N/4) - 1$ stages of *NTT* without data transfer between HMC devices. This observation motivates us to split the *NTT* kernel into two phases and allocate phase 1 to the HMC engines. Consequently, the HMC engines can perform a portion of the *NTT* calculation under the BaCP scheme.

As depicted in Fig. 9(c), the GPU and HMC engines sequentially execute a 2-phase *NTT* for a single polynomial. For *L* polynomials within a ciphertext, which can be processed in parallel, the GPU and HMC effectively utilize system resources without idleness through pipeline execution. Additionally, to sustain load balance, the number of stages in phase 1 and phase 2 also conforms to (2).

Note that this approach can be readily applied to the *INTT* stage with minimal modifications. Since the *INTT* kernel is essentially the inverse of the *NTT*, the processing sequence between the GPU and HMC is simply inverted. In other words, the HMC handles phase 2 of *INTT*, while the GPU undertakes phase 1 of *INTT*.

653

V. EVALUATION

In this section, we will provide a comprehensive overview 655 of the experimental setup, workloads employed, evaluation 656 results, and comparison with other implementations.

TABLE III Platform Specifications

Baseline Configuration						
GPU	Total 56 SMs, 32 SIMT, GTO warp schedule, 1290MHz,					
platform	L1 128 KB (per SM), Main Memory DDR6 (480 GB/s)					
GPU-HMC Configuration						
GPU Total 40 SMs, 32 SIMT, GTO warp schedule, 1290MHz,						
side	L1 128 KB (per SM)					
	Device	4 HMC cubes, total 32 GB capacity,				
		312.5MHz, 320 GB/s Internal bandwidth				
HMC	Processing	Total 16 SMs (4 SMs per HMC cube), 32 SIMT,				
side	logic	1290MHz, L1 16 KB (per SM)				
	Crossbar	6-cycle all-to-all crossbar				
	Serials	10-cycle latency, including 3.2 ns for SerDes,				
	links	2 pJ/bit (1.5 pJ/bit/cycle when it is idle)				
	3D DRAM	$t_{CK} = 1.6, t_{CAS} = 11.2, t_{RCD} = 11.2,$				
	timings	$t_{RAS} = 22.4, t_{RP} = 11.2, t_{WR} = 14.4$				

A. Environment Setup

Experimental Setup: We implement the prototype of HMC- 658 FHE by integrating the latest GPGPU-Sim v4.0 [32] with the 659 HMC simulator CasHMC [33]. Table III provides the details 660 of the platform specifications. We configure the GPU side 661 with 40 SM cores and each HMC processing engine with 662 four SM cores (< 30 W, completely satisfying the thermal 663 feasibility [34]) underneath a 3-D memory stack. We configure 664 the platform with four HMC cubes and each cube of the 665 HMC is embedded in a memory partition, which is directly 666 connected to the weakened SMs located in the logic layer 667 through an interconnection network. The external transmission 668 latency of the memory partition is configured using the link 669 model in BookSim [35]. In addition, we use the AccelWattch 670 model [36] to evaluate EE under different schemes, where the 671 energy parameters follow [37]. The diagram of the integrated 672 architecture of GPU and HMC is as in Fig. 1. 673

Simulator Validation: The GPU-HMC architecture, essential 674 to our simulations, has been extensively used in prior research, 675 setting a reliable precedent for its use in academic studies. 676 This guarantees that our architectural assumptions are based 677 on tested and proven models. Our simulations are carried 678 out using GPGPU-Sim and CasHMC, both of which are 679 tools well-recognized within the research community for their 680 accuracy and reliability. Moreover, previous research [32] has 681 shown that GPGPU-Sim offers over 85% accuracy in its 682 simulation results. This high level of precision significantly 683 boosts the credibility of our simulation outcomes, indicating 684 that they are a credible reflection of real-world performance.



Fig. 10. (a) Throughput improvement and energy saving. (b) Performance improvement for different CKKS basic kernels.

Baseline: We compare this design with a conventional GPU architecture that has 56 SM cores as the baseline. Note that our comparison is based on a fairground of similar computational power and bandwidth resources (i.e., both of them have the same peak computing power and external interconnection bandwidth) We also evaluate this framework with more SM cores, see the details in Section V-D.

Benchmark: Six neural network models, CNN [4], LeNet [38] with dataset MNIST, St-GCN [2] with dataset NTU-RGB+D, AlexNet [38], VGG-16 [38], and ResNet-006 20 [16] with dataset CIFAR-10, that are typically adopted in privacy protection machine learning are used for performance evaluation. Among them, the CNN, LeNet, and AlexNet mod-009 els are used for evaluating the cases without *bootstrapping*, not the other models are used for evaluating the cases with *bootstrapping*. As a result of the distinct multiplicative depth *bootstrapping* i.e., without/with *bootstrapping*) for these two types of models, we employ two separate sets of CKKS paramrot eters denoted as $(N = 2^{16}, L = 45)$ and $(N = 2^{14}, L = 20)$, respectively. The security level $\lambda > 98$.

Implementation: For the implementation of CKKS, we 706 707 adopt ckks-gpu-core [13] (the state-of-the-art GPU implementation of the CKKS scheme). We adapt parts of the 708 ⁷⁰⁹ implementation to enable its execution on HMC-FHE. During 710 the runtime phase, ciphertexts along with associated constant 711 parameters (e.g., twiddle factors in (I)NTT, RNS modulus gen-712 erated by the CRT) involved in CKKS operations are generated 713 in host memory and then efficiently distributed to multiple 714 HMC devices using BaCP methodology. To effectively manage 715 the substantial number of evaluation keys (evks) during model 716 execution tasks, particularly when invoking Bootstrap, we 717 devise a memory pool system. This system oversees memory 718 allocations tailored to HMC, mitigating the risk of memory 719 overflow. Under this framework, all evks are initially stored 720 on the host side for ease of management and access. When these keys are needed for computation, the system copies an 721 722 instance of Evk from the host side, formats it into a format 723 BaCP suitable for parallel data processing, and sends it to 724 multiple HMC devices.

725 B. Overall Performance

To assess the efficacy of the acceleration framework, we perform a comprehensive evaluation of end-to-end inference performance using the benchmarks mentioned above. The performance results are subsequently compared with the baseline (i.e., GPU platform), with instructions per cycle (IPC) and EE 730 being the primary metrics of comparison. 731

Fig. 10(a) provides the performance speedup and energy ⁷⁹² savings achieved across all workloads. Regarding inference ⁷³³ latency, the HMC processing engines effectively alleviate ⁷³⁴ the "memory wall" bottleneck within the CKKS kernels. ⁷³⁵ Consequently, CNN, LeNet, St-GCN, AlexNet, VGG-16, and ⁷³⁶ ResNet-20 exhibit performance improvements of $2.19 \times 2.65 \times$, ⁷³⁷ $2.22 \times$, $2.38 \times$, $2.53 \times$, $2.22 \times$ compared to the baseline, ⁷³⁸ data movement, our acceleration framework decreases energy ⁷⁴⁰ consumption across different benchmarks by 59.95%, 80.34%, ⁷⁴¹ 60.22%, 65.22%, 73.32%, and 60.34%, respectively. Moreover, ⁷⁴² since all workloads show similar performance gains, HMC-FHE ⁷⁴³ can be well-compatible with different CKKS parameters. ⁷⁴⁴

To provide additional evidence of the acceleration benefits 745 conferred by HMC-FHE across various CKKS kernels, we 746 monitored the execution progress of the ResNet-20 models. We 747 recorded the average execution time of different kernels and 748 evaluated their corresponding EE from a fundamental kernel 749 perspective. As shown in Fig. 10(b), as expected, the kernels 750 (Add, TensorP, InnerP, AMorph) exhibit substantial speedup, 751 with improvements of $2.93 \times$, $2.79 \times$, $2.18 \times$, and $2.38 \times$, 752 respectively. Conversely, the kernels (INTT, NTT, ConvU, 753 ConvD) demonstrate comparatively modest speed increases of 754 4.53%, 12.39%, 14.46%, and 9.68%, respectively. This is as 755 expected. As shown in Table II, the kernels (Add, TensorP, 756 InnerP, AMorph) are offloaded to HMC processing engines. 757 Hence, they can benefit from the larger internal bandwidth, 758 and lower latency provided by the HMC devices, resulting 759 in significant performance improvement. On the contrary, the 760 kernels (INTT, NTT, ConvU, ConvD) are performed in the 761 GPU engine, the incompatible memory resource usage makes 762 the acceleration effect of these kernels less obvious. Note 763 that although various basic kernels experience different levels 764 of speedup, their individual performance does not directly 765 influence the overall application speedup at a global level. 766 With the pipelined design and kernel tuning scheme, the 767 two types of kernels running on GPU and HMC sides are 768 executed in a parallel fashion, which to some extent conceals 769 a significant portion of time overhead. 770

C. Breakdown Analysis

To evaluate the benefit of each technique toward overall 772 performance improvement, we form combinations of different 773



Fig. 11. Breakdown analysis of different schemes across all workloads.



Fig. 12. (a) Resource utilization under ResNet-20. (b) Breakdown analysis of CKKS compound operations.

⁷⁷⁴ schemes to elucidate the advantages of these combined tech-⁷⁷⁵ niques both at the application and primitive levels. The specific ⁷⁷⁶ combinations of schemes are outlined below.

- 1) *Baseline:* GPU only implementation.
- 2) Serial: Only implement the kernel offloading
 (Section IV-A) and the Ciphertext partition scheme
 (Section IV-A), with all CKKS primitives serially
 executed on HMC-FHE.
- 782 3) *Pipe:* Supplement the FHE operation scheduler
 783 (Section IV-C) to support pipelined execution based
 784 on Serial, but without implementing the kernel tuning
 785 scheme (Section IV-D).
- 786 4) *HMC-FHE*: Integrating all the technical schemes.

1) Application-Level: Fig. 11 presents the end-to-end 787 inference performance of all six models with different 788 technique combinations. By solely employing the Serial 789 scheme, we observe an enhancement in the inference 790 performance of these NN models compared to the Baseline by 791 .38×, 1.72×, 1.41×, 1.35×, 1.98×, and 1.42×, respectively. 792 1 This improvement is primarily credited to the advantages 793 facilitated by HMC devices. Furthermore, the varied gains 794 795 observed across models stem from the differing proportions 796 of FHE operations conducted during their execution. For ⁷⁹⁷ instance, VGG-16 is predominantly characterized by Add and 798 TensorP kernels, with relatively fewer calls to KeySwitch. 799 As a result, the Serial solution can fully exploit the 800 benefits of HMC in this scenario. In comparison to the 801 Serial solution, Pipe yielded an enhancement in inference ⁸⁰² performance by $1.44 \times$, $1.33 \times$, $1.43 \times$, $1.51 \times$, $1.13 \times$, and $1.44\times$, respectively. This improvement primarily arises from ⁸⁰⁴ the optimization of KeySwitch operations, which augments 805 system parallelism while fully utilizing the architecture's 806 overall resources. Lastly, HMC-FHE incorporates the Kernel ⁸⁰⁷ tuning scheme atop *Pipe*, further refining the overall resource utilization of the architecture and extending parallel processing ⁸⁰⁸ between the GPU and HMC sides to all phases of model ⁸⁰⁹ inference. Consequently, HMC-FHE achieved a performance ⁸¹⁰ improvement of $1.10\times$, $1.16\times$, $1.10\times$, $1.17\times$, $1.13\times$, and ⁸¹¹ $1.09\times$ compared to *Pipe*. ⁸¹²

To illustrate the variations in resource utilization across ⁸¹³ different technology combinations, using ResNet-20 as an ⁸¹⁴ example, Fig. 12(a) displays the average resource utilization ⁸¹⁵ (i.e., SM, Memory) during the execution process under both ⁸¹⁶ the *Serial* and *HMC-FHE* schemes. By employing kernel ⁸¹⁷ pipeline execution and kernel tuning, parallelism is optimized ⁸¹⁸ on GPU and HMC, reducing idle stalls. Consequently, the ⁸¹⁹ SM (weighted average of SM utilization on both GPU and ⁸²⁰ HMC sides) and memory utilization in the *HMC-FHE* scheme ⁸²¹ exhibit a significant increase compared to the *Serial* scheme. ⁸²²

2) Compound Operations-Level: Fig. 12(b) depicts the ⁶²³ performance improvement of all compound CKKS APIs ⁶²⁴ in the aforementioned models under different technology ⁶²⁵ combinations. Similar to the *application-level* scenario, the ⁶²⁶ *Serial* scheme exhibits varying acceleration effects for different CKKS compound operations, yielding improvements of ⁶²⁸ $1.42\times$, $1.40\times$, $1.19\times$, and $1.38\times$, respectively. Furthermore, ⁶²⁹ with the additional deployment of kernel pipeline execution, ⁶³⁰ the performance of these compound operations is further ⁶³¹ enhanced by $1.39 \times$, $1.39 \times$, $1.00 \times$, and $1.33 \times$, respectively. ⁶³² In this context, since the *Rescale* does not integrate the ⁶³³ *KeySwitch* kernel internally, the kernel pipeline scheme is ⁶³⁴ ineffective for it. Finally, with the Kernel tuning scheme, the ⁶³⁵ performance sees $1.10\times$, $1.07\times$, $1.21\times$, and $1.11\times$ speedup. ⁶³⁶

D. Scalability

One of the advantages of HMC-FHE is its exceptional scalability. As mentioned above, the ciphertext partitioning scheme



Fig. 13. Scalability evaluation for variable number of HMC devices.

840 effectively minimizes remote access between multiple HMC cubes while ensuring load balancing. Consequently, the HMC-841 842 FHE framework facilitates enhancing the overall parallelism ⁸⁴³ of the architecture by scaling up the number of HMC devices without augmenting the complexity of interactions between 844 845 HMC devices and GPU devices, or among HMC devices themselves. To quantify this characteristic, we reconfigured the 846 number of HMC devices (e.g., 4, 6, 8, 10) in the architecture 847 assess the impact of changes in the number of HMCs on 848 to the overall acceleration performance of the architecture. 849

The results shown in Fig. 13 reveal that when there are ample computational resources on both GPU and HMC ends, HMC-FHE exhibits nearly linear performance improvement across all workloads, particularly evident in the cases of HMC*4 and HMC*8. For the remaining two cases, the performance enhancement is slightly lower than the proportion of changes in the number of HMC devices. This discrepancy arises mainly because when the number of HMCs is not a power of two, the strides within each stage of the NTT and iNTT kernels cannot consistently remain congruent with the number of HMCs, thus introducing some additional remote accesses between HMCs. In summary, the aforementioned results underscore the robust scalability of HMC-FHE.

863 E. Comparison With NVIDIA Tesla V100

To further demonstrate the superiority of HMC-FHE, we 864 used it as a baseline and compared it against the actual GPU 865 device, NVIDIA Tesla V100. We replicated the six workloads 866 mentioned in Section V-A on the V100, with experimental 867 868 setups consistent with previous tests, and the results are shown in Fig. 14. First, it was observed that across all workloads, 869 870 the performance of the NVIDIA Tesla V100 consistently 871 lagged behind HMC-FHE. In various workloads, its inference are latency achieved only $0.69 \times, 0.57 \times, 0.69 \times, 0.64 \times, \text{ and } 0.60 \times$ 873 that of HMC-FHE. Additionally, the NVIDIA Tesla V100 ⁸⁷⁴ also demonstrated disadvantages in energy consumption, with $_{875}$ 0.59×, 0.67×, 0.60×, 0.62×, and 0.65× that of HMC-FHE. It is noteworthy that, unlike the comparison in Section V-B 876 877 between the baseline and HMC-FHE where computational ⁸⁷⁸ power and bandwidth were aligned, the NVIDIA Tesla V100, 879 despite having higher-peak computational power and greater 880 bandwidth, still did not achieve an advantage in inference latency. This further validates our point: due to the different 882 computational and memory access characteristics of various 883 FHE kernels, merely increasing resources does not lead to



Fig. 14. Performance comparison between the HMC-FHE with four HMC devices and NVIDIA Tesla V100.

a Pareto-optimal performance solution. Appropriate kernel 884 scheduling and resource allocation are far more crucial.

F. Comparison With Other Platforms

We also conducted comparative experiments to assess the ⁸⁸⁷ full-system performance of HMC-FHE against other state-ofthe-art accelerator prototypes, including FPGA and ASIC. To ⁸⁸⁹ better reflect the performance of GPUs, we have set the original baseline to the NVIDIA Tesla V100. It is important to note ⁸⁹¹ that the computational power and bandwidth resources of the V100 are slightly greater than those of the HMC-FHE (with ⁸⁹³ four HMC devices) architecture. To ensure a fair performance comparison, we standardized the CKKS encryption parameters ⁸⁹⁵ to $N = 2^{16}$, L = 45 across the aforementioned accelerator ⁸⁹⁶ prototypes. ⁸⁹⁷

1) Latency: As shown in Table IV, utilizing an HMC-FHE ⁸⁹⁸ system with four HMC devices outperforms Poseidon [29], ⁸⁹⁹ and F1 [5] accelerators in terms of inference latency. However, ⁹⁰⁰ compared to BTS [7] accelerators equipped with large-capacity ⁹⁰¹ SRAM, the inference performance of HMC-FHE is 58% lower. ⁹⁰² Nonetheless, as previously mentioned, HMC-FHE exhibits ⁹⁰³ superior scalability, and better performance can be achieved ⁹⁰⁴ by doubling the number of HMC devices. ⁹⁰⁵

2) SRAM Usage: Concerning SRAM usage, Table IV 906 illustrates that HMC-FHE consumes the least amount of 907 SRAM. Conversely, ASIC-based acceleration designs have 908 reached an impressive usage of 512MB of SRAM, emphasizing their significant demand for SRAM resources. This 910 comparison underscores the advantage of HMC-FHE in 911 resource efficiency, especially in environments with constrained SRAM resources or under heavy workloads (e.g., 913 encryption parameters). 914

921

957

TABLE IV Comparison of Performance Between HMC-FHE and Other Prior Works for ResNet-20 Inference

-	Poseidon	F1+	BTS	HMC-FHE	HMC-FHE
	(FPGA)	(ASIC)	(ASIC)	(HMC*4)	(HMC*8)
Time (s)	2.67	2.69	1.545	2.44	1.23
Speedup	$0.91 \times$	$0.91 \times$	$1.58 \times$	$1 \times$	$2 \times$
SRAM (MB)	8.6	256	512	9.25	14.5
Speedup	$0.93 \times$	$27 \times$	$55 \times$	$1 \times$	$1.56 \times$
Energy (W)	600	93	163	635	640
Speedup	$0.95 \times$	$0.15 \times$	$0.26 \times$	$1 \times$	$1 \times$

⁹¹⁵ 3) Energy Consumption: For energy consumption, the ⁹¹⁶ results shown in Table IV clearly demonstrate that ASIC ⁹¹⁷ solutions exhibit the lowest. Our proposed approach sig-⁹¹⁸ nificantly improves upon the power efficiency compared to ⁹¹⁹ GPU deployments (as in Section V-E) and achieves energy ⁹²⁰ consumption levels similar to those of FPGAs.

VI. RELATED WORK

ASIC: ASIC-based FHE accelerators, such as ARK [8], P23 F1 [5], BTS [7], and CraterLake [16], significantly enhance p24 the performance of FHE operations. Benefiting from the p25 flexible resource usage and relatively more freedom in the p26 design phase, these schemes maximize parallelism and data p27 movement efficiency during the execution of FHE operations p28 by customizing specialized processing units and using highp29 capacity SRAM.

FPGA: As a customizing-computing device, the FHE accel-⁹³¹ erator [4], [9], [10], [11], [29], [39] using FPGA adopts ⁹³² the idea of pipeline to optimize the execution process. ⁹³³ HEAX [10] is a typical FPGA-accelerator in this field, ⁹³⁴ introducing a pipeline-parallel architecture that maximizes par-⁹³⁵ allelism from ciphertext to modular arithmetic logic. Building ⁹³⁶ on this, FxHENN [4] integrates software/hardware co-design ⁹³⁷ to achieve efficient resource management.

⁹³⁸ *GPU*: Due to its abundant parallel resources, GPU, ⁹³⁹ as a general-purpose commercial device, is a promising ⁹⁴⁰ scheme to accelerate FHE operations [12], [13], [14], [15]. ⁹⁴¹ TensorFHE [12] taps into the computing power of Tensor Core ⁹⁴² to accelerate the computational process of CKKS with fine-⁹⁴³ grained batch processing measures. From the perspective of ⁹⁴⁴ compute-memory balance, $100 \times [13]$ avoids the extra memory ⁹⁴⁵ access cost by means of operation fusion to speed up the ⁹⁴⁶ operations.

PIM: Some works also adopt Processing-in-Memory to
accelerate FHE operations [40], [41]. MemFHE [40] designs
a configurable pipeline to accelerate FHE operations by
mining the features of PIM in-situ computation and extensive
parallelism. Similarly, CryptoPIM [41] optimizes memoryintensive FHE computing tasks around the excess internal
bandwidth provided by the PIM architecture by building
custom processing units and special memory requirements.
These works focus on deploying FHE operations using only
NDP devices, orthogonal to our work.

VII. CONCLUSION

⁹⁵⁸ In this article, we present HMC-FHE, an acceleration frame-⁹⁵⁹ work based on the heterogeneous GPU-HMC architecture to provide resource management and performance acceleration for FHE applications. HMC-FHE aims to achieve fine-grained optimization of FHE kernels with diverse features and offer optimal global task/resource scheduling to fully exploit the benefits of the GPU-HMC architecture. Various evaluation results show that compared with the SOTA GPU-based acceleration schemes, HMC-FHE achieves up to $2.65 \times$ performance improvement and reduces $1.81 \times$ energy consumption.

REFERENCES

 J. Lin et al, "INSPIRE: In-storage private information retrieval via 970 protocol and architecture co-design," in *Proc. ISCA*, 2022, pp. 102–115. 971

- [2] R. Ran, N. Xu, W. Wang, G. Quan, J. Yin, and W. Wen, 972 "CryptoGCN: Fast and scalable homomorphically encrypted graph 973 convolutional network inference," in *Proc. Adv. NeurIPS*, vol. 35, 2022, 974 pp. 37676–37689. 975
- B. Reagen et al., "Cheetah: Optimizing and accelerating homomorphic 976 encryption for private inference," in *Proc. IEEE Int. Symp. High-* 977 *Perform. Comput. Archit. (HPCA)*, 2021, pp. 26–39.
- Y. Zhu, X. Wang, L. Ju, and S. Guo, "FxHENN: FPGA-based acceleration framework for homomorphic encrypted CNN inference," in *Proc.* 980 *HPCA*, 2023, pp. 896–907.
- [5] N. Samardzic et al., "F1: A fast and programmable accelerator for fully 982 homomorphic encryption," in *Proc. 54th Annu. IEEE/ACM Int. Symp.* 983 *Microarchit.*, 2021, pp. 238–252.
- [6] N. Zhang et al., "NTTU: An area-efficient low-power NTT-uncoupled 985 architecture for NTT-based multiplication," *IEEE Trans. Comput.*, vol. 986 69, no. 4, pp. 520–533, Apr. 2020.
- [7] S. Kim et al., "BTS: An accelerator for bootstrappable fully homomorphic encryption," in *Proc. 49th Annu. Int. Symp. Comput. Archit.*, 2022, 989 pp. 711–725.
- [8] J. Kim et al., "ARK: Fully homomorphic encryption accelerator with 991 runtime data generation and inter-operation key reuse," in *Proc. MICRO*, 992 2022, pp. 1237–1254.
- Y. Yang, H. Zhang, S. Fan, H. Lu, M. Zhang, and X. Li, "Poseidon: 994 Practical homomorphic encryption accelerator," in *Proc. IEEE Int. Symp.* 995 *High-Perform. Comput. Archit. (HPCA)*, 2023, pp. 870–881. 996
- [10] M. S. Riazi, K. Laine, B. Pelton, and W. Dai, "HEAX: An architecture for computing on encrypted data," in *Proc. ASPLOS*, 2020, 998 pp. 1295–1309.
- [11] S. Sinha Roy, F. Turan, K. Jarvinen, F. Vercauteren, and I. Verbauwhede, 1000 "FPGA-based high-performance parallel architecture for homomorphic 1001 computing on encrypted data," in *Proc. HPCA*, 2019, pp. 387–398. 1002
- [12] S. Fan, Z. Wang, W. Xu, R. Hou, D. Meng, and M. Zhang, "TensorFHE: 1003 Achieving practical computation on encrypted data using GPGPU," 1004 in *Proc. 29th IEEE Int. Symp. High-Perform. Comput. Archit.*, 2023, 1005 pp. 922–934. 1006
- W. Jung, S. Kim, J. H. Ahn, J. H. Cheon, and Y. Lee, "Over 100x faster 1007 bootstrapping in fully homomorphic encryption through memory-centric 1008 optimization with GPUs," *IACR Trans. Cryptogr. Hardw. Embed. Syst.*, 1009 no. 4, pp. 114–148, 2021.
- [14] L. de Castro et al., "Does fully homomorphic encryption need com- 1011 pute acceleration?" Cryptol. ePrint Arch., IACR, Bellevue, WA, USA, 1012 Rep. 2021/1636, 2021.
- [15] W. Jung et al, "Accelerating fully homomorphic encryption through 1014 architecture-centric analysis and optimization," *IEEE Access*, vol. 9, 1015 pp. 98772–98789, 2021.
- [16] N. Samardzic et al., "CraterLake: A hardware accelerator for efficient 1017 unbounded computation on encrypted data," in *Proc. 49th Annu. Int.* 1018 *Symp. Comput. Archit.*, 2022, pp. 173–187. 1019
- [17] N. Goswami, R. Shankar, M. Joshi, and T. Li, "Exploring GPGPU 1020 workloads: Characterization methodology, analysis and microarchitec- 1021 ture evaluation implications," in *Proc. IISWC*, 2010, pp. 1–10. 1022
- [18] H. Jin et al., "Accelerating graph convolutional networks through 1023 a PIM-accelerated approach," *IEEE Trans. Comput.*, vol. 72, no. 9, 1024 pp. 2628–2640, Sep. 2023. 1025
- [19] L. Nai, R. Hadidi, J. Sim, H. Kim, P. Kumar, and H. Kim, "GraphPIM: 1026 Enabling instruction-level PIM offloading in graph computing frame- 1027 works," in *Proc. IEEE Int. Symp. High Perform. Comput. Archit.* 1028 (HPCA), 2017, pp. 457–468.

- 1030 [20] J. Chen, Z. Zhong, K. Sun, C. Ma, R. Mao, and Y. Wang, "Lift:
- Exploiting hybrid stacked memory for energy-efficient processing of
 graph convolutional networks," in *Proc. 60th ACM/IEEE Design Autom. Conf. (DAC)*, 2023, pp. 1–6.
- 1034 [21] J. Chen et al, "GCIM: Toward efficient processing of graph convolutional 1035 networks in 3-D-stacked memory," *IEEE Trans. Comput.-Aided Design*
- Integr. Circuits Syst., vol. 41, no. 11, pp. 3579–3590, Nov. 2022.
 J. H. Cheon, A. Kim, M. Kim, and Y. Song, "Homomorphic encryption
- I. H. Cheon, A. Kim, M. Kim, and Y. Song, "Homomorphic encryption for arithmetic of approximate numbers," in *Proc. Int. Conf. Theory Appl. Cryptol. Inf. Secur.*, 2017, pp. 409–437.
- 1040 [23] J. Fan and F. Vercauteren, "Somewhat practical fully homomor phic encryption," Cryptol. ePrint Arch., IACR, Bellevue, WA, USA,
 1042 Rep. 2012/144, 2012.
- 1043 [24] Z. Brakerski, C. Gentry, and V. Vaikuntanathan, "(Leveled) fully homomorphic encryption without bootstrapping," *ACM Trans. Comput. Theory*, vol. 6, no. 3, pp. 1–36, 2014.
- K. Hsieh et al., "Transparent offloading and mapping (TOM): Enabling
 programmer-transparent near-data processing in GPU systems," *ACM SIGARCH Comput. Archit. News*, vol. 44, no. 3, pp. 204–216, 2016.
- [26] X. Zhang, S. L. Song, C. Xie, J. Wang, W. Zhang, and X. Fu,
 "Enabling highly efficient capsule networks processing through a PIMbased architecture design," in *Proc. IEEE Int. Symp. High Perform.*
- 1052 Comput. Archit. (HPCA), 2020, pp. 542–555.
- 1053 [27] S. Williams, A. Waterman, and D. A. Patterson, "Roofline: An insightful visual performance model for multicore architectures," *Commun. ACM*, vol. 52, no. 4, pp. 65–76, 2009.
- 1056 [28] "NVIDIA Nsight." 2018. [Online]. Available: https://developer.nvidia.
 1057 com/nsight-compute
- Y. Yang, H. Zhang, S. Fan, H. Lu, M. Zhang, and X. Li, "Poseidon:
 Practical homomorphic encryption accelerator," in *Proc. IEEE Int. Symp. High-Perform. Comput. Archit. (HPCA)*, 2023, pp. 870–881.
- 1061 [30] K. Han and D. Ki, "Better bootstrapping for approximate homomorphic
- encryption," in Proc. Cryptogr. Track RSA Conf., 2020, pp. 364–390.

- [31] J. W. Cooley and J. W. Tukey, "An algorithm for the machine calculation 1063 of complex Fourier series," *Math. Comput.*, vol. 19, no. 90, pp. 297–301, 1064 1965.
- [32] M. Khairy, Z. Shen, T. M. Aamodt, and T. G. Rogers, "Accel-sim: 1066 An extensible simulation framework for validated GPU modeling," in 1067 *Proc. ACM/IEEE 47th Annu. Int. Symp. Comput. Archit. (ISCA)*, 2020, 1068 pp. 473–486. 1069
- [33] D.-I. Jeon and K.-S. Chung, "CasHMC: A cycle-accurate simulator 1070 for hybrid memory cube," *IEEE Comput. Archit. Lett.*, vol. 16, no. 1, 1071 pp. 10–13, Jan.–Jun. 2016. 1072
- [34] Y. Shen, L. Schreuders, A. Pathania, and A. D. Pimentel, "Thermal 1073 management for 3-D-stacked systems via unified core-memory power 1074 regulation," ACM Trans. Embed. Comput. Syst., vol. 22, no. 58, pp. 1–26, 1075 Sep. 2023. 1076
- [35] N. Jiang, G. Michelogiannakis, D. Becker, and B. Towles, *BookSim 2.0* 1077 User's Guide, Standford Univ., Stanford, CA, USA, 2010, p. q1. 1078
- [36] V. Kandiah et al., "AccelWattch: A power modeling framework for 1079 modern GPUs," in *Proc. 54th MICRO*, 2021, pp. 738–753. 1080
- [37] S. H. Pugsley et al., "NDC: Analyzing the impact of 3-D-1081 stacked memory+logic devices on MapReduce workloads," in *Proc.* 1082 *IEEE Int. Symp. Perform. Anal. Syst. Softw. (ISPASS)*, 2014, 1083 pp. 190–200. 1084
- [38] Y. Cai, Q. Zhang, R. Ning, C. Xin, and H. Wu, "Hunter: HE-friendly 1085 structured pruning for efficient privacy-preserving deep learning," in 1086 *Proc. AsiaCCS*, 2022, pp. 931–945. 1087
- [39] M. Jiang et al., "FHE-CGRA: Enable efficient acceleration of fully 1088 homomorphic encryption on CGRAs," in presented at DAC, 2024. 1089
- [40] S. Gupta, R. Cammarota, and T. Š. Rosing, "MemFHE: End-to-end 1090 computing with fully homomorphic encryption in memory," ACM Trans. 1091 Embed. Comput. Syst., vol. 23, no. 2, pp. 1–23, 2024. 1092
- [41] H. Nejatollahi, S. Gupta, M. Imani, T. S. Rosing, R. Cammarota, 1093 and N. Dutt, "CryptoPIM: In-memory acceleration for lattice-based 1094 cryptographic hardware," in *Proc. DAC*, 2020, pp. 1–6. 1095