AttentionRC: A Novel Approach to Improve Locality Sensitive Hashing Attention on Dual-Addressing Memory

Chun-Lin Chu[®], *Graduate Student Member, IEEE*, Yun-Chih Chen[®], *Member, IEEE*, Wei Cheng, Ing-Chao Lin[®], *Senior Member, IEEE*, and Yuan-Hao Chang[®], *Fellow, IEEE*

Abstract—Attention is a crucial component of the Transformer 2 architecture and a key factor in its success. However, it suffers 3 from quadratic growth in time and space complexity as input 4 sequence length increases. One popular approach to address 5 this issue is the Reformer model, which uses locality-sensitive 6 hashing (LSH) attention to reduce computational complexity. 7 LSH attention hashes similar tokens in the input sequence 8 to the same bucket and attends tokens only within the same 9 bucket. Meanwhile, a new emerging nonvolatile memory (NVM) 10 architecture, row column NVM (RC-NVM), has been proposed 11 to support row- and column-oriented addressing (i.e., dual 12 addressing). In this work, we present AttentionRC, which takes 13 advantage of RC-NVM to further improve the efficiency of 14 LSH attention. We first propose an LSH-friendly data mapping 15 strategy that improves memory write and read cycles by 60.9% 16 and 4.9%, respectively. Then, we propose a sort-free RC-aware 17 bucket access and a swap strategy that utilizes dual-addressing 18 to reduce 38% of the data access cycles in attention. Finally, ¹⁹ by taking advantage of dual-addressing, we propose transpose-20 free attention to eliminate the transpose operations that were ²¹ previously required by the attention, resulting in a 51% reduction 22 in the matrix multiplication time.

Index Terms—Attention, dual-addressing memory, locality
 4 sensitive Hashing attention, row-column nonvolatile memory
 25 (RC-NVM), reformer.

I. INTRODUCTION

26

²⁷ THE ATTENTION models have demonstrated remarkable ²⁸ performance across various domains [1], [2], [3]. Their

Manuscript received 12 August 2024; accepted 12 August 2024. This work was supported in part by the National Science and Technology Council, Taiwan (R.O.C) under Grant NSTC 109-2628-E-006-012-MY3, Grant 110-2221-E-006-084-MY3, Grant 113-2923-E-006-009, Grant 113-2221-E-006-215, Grant 113-2223-E-001-001, Grant 111-2221-E-001-013-MY3, Grant 113-2927-I-001-502, and Grant 111-2923-E-002-014-MY3; and in part by the Academia Sinica under Grant AS-IA-111-M01. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding authors: Ing-Chao Lin; Yuan-Hao Chang.*)

Chun-Lin Chu and Ing-Chao Lin are with the Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan 701, Taiwan (e-mail: iclin@mail.ncku.edu.tw).

Yun-Chih Chen is with the Chair of Design Automation for Embedded Systems, Technical University of Dortmund, 44227 Dortmund, Germany (e-mail: yunchih.chen@tu-dortmund.de).

Wei Cheng is with the Department of Electrical and Computer Engineering, Duke University, Durham, NC 27708 USA (e-mail: wei.cheng@duke.edu).

Yuan-Hao Chang is with the Institute of Information Science, Academia Sinica, Taipei 115, Taiwan (e-mail: johnson@iis.sinica.edu.tw).

Digital Object Identifier 10.1109/TCAD.2024.3447217

key innovation is the ability to capture long-range dependencies and effectively manage input sequences of varying lengths. However, this requires significant matrix multiplication between embedding matrices, which contributes heavily to the computational load in Transformer models.

Nonvolatile memory (NVM) is a promising alternative to 34 DRAM due to its key advantages, including larger memory 35 capacity, lower costs, near-DRAM access latencies, and minimal dynamic power consumption. These features make NVM 37 ideal for applications requiring efficient memory access and 38 storage. Additionally, advances in NVM manufacturing tech-30 nology have led to more powerful storage and memory 40 devices. In summary, NVM offers greater memory capacity, 41 lower costs, and similar access speeds to DRAM, making it a 42 preferred choice for handling large data volumes and reducing 43 power consumption. 44

At the algorithm level, the attention mechanism suffers from 45 a limitation, known as the *quadratic growth* [4], [5], [6], [7], 46 [8], [9], in both time and space complexity. Assuming that 47 the length of the input sequence equals N, the computational 48 complexity for attending every token in the sequence grows 49 at $O(N^2)$. The quadratic growth issue limits its capacity 50 to handle long sequences since the required computation 51 becomes prohibitively expensive as the length of the input 52 sequence grows. 53

To address the quadratic growth issue in the attention mech-54 anism, the Reformer [10] model has emerged as a promising 55 solution. It outperforms other attention-like models [4], [6], [9] 56 through two key factors: 1) its efficiency in handling long 57 sequences and 2) its memory-saving strategy based on 58 the reversible residual network [11]. The Reformer model 59 demonstrates excellent results on various natural language 60 processing tasks, showcasing its capability to process longer 61 sequences with faster computation and less memory usage. 62

As shown in Fig. 1, Reformer employs LSH attention, 63 which groups tokens with similar characteristics into distinct 64 buckets by using the hash functions. Subsequently, the 65 attention mechanism is applied exclusively within each bucket, 66 significantly reducing the required computations. This approach 67 yields a substantial improvement in computational efficiency, 68 allowing it to handle longer sequences with less computation. 69

With the advancement of memory architecture, a new NVM ⁷⁰ device, called row-column NVM (RC-NVM) [12], was cre- ⁷¹ ated. Unlike conventional memory technologies that support ⁷²

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Attention mechanism (left). The LSH attention mechanism (right).

⁷³ only row or column access, RC-NVM allows efficient memory
⁷⁴ access to both rows and columns concurrently. This charac⁷⁵ teristic not only allows more flexible and efficient memory
⁷⁶ access patterns but also enables new computing paradigms for
⁷⁷ various application scenarios [13].

As mentioned earlier, LSH attention is the core component 79 of the Reformer model [10] and is the main reason that the 80 Reformer model performs so well in long sequence tasks. 81 However, there are still computational challenges that need to 82 be addressed.

Challenge 1: Despite considerably reducing the complexity of the attention mechanism, LSH attention is still subject to heavy penalties when dealing with long input sequences and high-dimensional embeddings. A significant amount of overhead is introduced in terms of data reading and writing, thus necessitating careful consideration and solution.

Challenge 2: LSH attention employs multiple rounds of hashing to mitigate the issue of similar tokens being hashed to different buckets. While this improves the overall model accuracy, it comes at the cost of increased timing and memory access overhead. Balancing the tradeoff between accuracy and computational efficiency is the primary consideration.

Challenge 3: LSH attention groups tokens with similar
characteristics into distinct buckets and applies the attention
mechanism within each bucket. Despite the efforts of grouping
tokens into buckets, the computation of the attention mechanism within each bucket still requires a large amount of matrix
multiplication and transpose operations.

In this work, we present AttentionRC, a novel approach that lo2 leverages the dual-addressing ability of RC-NVM to tackle lo3 the challenges posed by the LSH attention mechanism. Our lo4 contributions can be summarized as follows.

For Challenge 1: In AttentionRC, we introduce a new data mapping strategy that utilizes the subarray-level parallelism (SALP) [14] in RC-NVM. SALP enables parallel access to multiple subarrays within a memory bank, ideal for data with fixed access patterns. This parallelism natively supports the data parallelism in the LSH attention algorithm. Thus, the we propose an LSH-friendly data mapping strategy that distributes high-dimensional embedding data across subarrays, accelerating LSH computations. This strategy boosts memory access efficiency by up to 60.9% for write operations and



Fig. 2. Random rotation of hash functions.

4.9% for read operations, showing its effectiveness in various embedding-based computational scenarios beyond LSH 116 attention. 117

For Challenge 2: As the number of hash rounds increases, ¹¹⁸ more embeddings are read from memory during LSH attention. ¹¹⁹ Leveraging RC-NVM's dual-addressing, we propose a *sort-* ¹²⁰ *free RC-aware bucket access strategy* and a *swap strategy* to ¹²¹ eliminate sorting time in the LSH process, thereby improving ¹²² bucket memory access efficiency. Our RC-aware bucket access ¹²³ strategy accelerates LSH, reduces sorting time, and achieves a ¹²⁴ 38% decrease in bucket access time. Additionally, this strategy ¹²⁵ is adaptable to other hash-based computations beyond LSH. ¹²⁶

For Challenge 3: Leveraging RC-NVM's dual-addressing ¹²⁷ capability, we introduce *transpose-free attention* to eliminate ¹²⁸ transpose operations in LSH attention. Traditional memory ¹²⁹ systems require the matrix transpositions for proper alignment during matrix multiplications. In contrast, RC-NVM ¹³¹ accesses both row and column addresses directly, removing ¹³² this overhead. This dual-addressing also speeds up matrix ¹³³ multiplications, leading to a 51% improvement in LSH ¹³⁴ attention computation with AttentionRC, making it highly ¹³⁵ applicable to models using attention mechanisms. ¹³⁶

II. BACKGROUND AND MOTIVATION

137

138

A. Locality-Sensitive Hashing Attention

Reformer [10] adopted an LSH [15] attention that significantly reduces computational complexity by grouping input 140 tokens into distinct buckets. 141

First, input sequences are converted into tokens (i.e., X and 142 Y) and projected onto the embedding vector space, as shown 143 in the upper half of Fig. 2. Second, projected embeddings are 144 hashed independently using a random rotation hashing function. The random rotation hashing function is implemented 146 by a random matrix (θ_0 , θ_1 , and θ_2 , respectively, in Fig. 2) 147 that preserves distances and angles between embeddings, 148 making them suitable for the rotation operation. Then, the 149 input embeddings are transformed by multiplying with these 150 matrices. This process enhances the discriminative power of 151 the hash functions by increasing the probability of mapping 152 similar embeddings to the same buckets. 153

For instance, tokens *X* and *Y* are two relatively distant ¹⁵⁴ vectors, as shown in the upper half of Fig. 2, and are hashed ¹⁵⁵ into different buckets by using the random rotation matrices ¹⁶⁶ θ_0 and θ_1 . Occasionally, they are hashed into the same bucket ¹⁵⁷

¹⁵⁸ by the random rotation matrix θ_2 . After multiple rounds of ¹⁵⁹ hashing operations, embeddings that are hashed into the same ¹⁶⁰ bucket are believed to be highly correlated since they are ¹⁶¹ adjacent to each other in the embedding vector space. Finally, ¹⁶² embeddings that are hashed to the same buckets will be sorted ¹⁶³ in ascending order to facilitate the memory retrieval process ¹⁶⁴ when attention is performed among different buckets.

As shown in the left part of Fig. 1, attending all the 165 166 query and key embedding pairs in the attention mechanism is 167 computationally expensive; therefore, the LSH attention in the ¹⁶⁸ right part of Fig. 1 maps embeddings to corresponding hash ¹⁶⁹ buckets and subsequently performs attention among them. By ¹⁷⁰ doing so, the attention computation can be reduced by simply 171 attending to the hashed buckets. LSH attention greatly sim-172 plifies the computation of the attention mechanism; however, might result in worse model accuracy if strongly correlated 173 it 174 embeddings are hashed into different buckets, thus reducing ¹⁷⁵ the quality of the similarity matrix among the hashed buckets. ¹⁷⁶ In order to retain the model accuracy in Reformer [10]. 177 multiple hash functions are presented such that two strongly 178 correlated embeddings are more likely to be hashed into the same buckets. As shown in the lower half of Fig. 2, tokens P 179 $_{180}$ and Q are close in the projected vector space, ideally meaning they should be hashed into the same bucket. However, in the 181 182 initial hash round, P goes to bucket 2 and Q to bucket 3. In the second and third rounds, both end up in the same bucket. 183 The results from each round are combined by taking their 184 union, so a token in different buckets across rounds will be 185 186 in all those buckets when combined. This ensures tokens with 187 similar characteristics, which may have been split in a single 188 round, have more chances to be juxtaposed in later rounds. This mechanism highlights the importance of multiple hash 189 ¹⁹⁰ rounds as they increase the probability of achieving the desired outcome of similar tokens being mapped to the same bucket. 191 Even though LSH adopts a highly efficient hashing mecha-192 ¹⁹³ nism, multiple hash functions require a larger number of hash ¹⁹⁴ tables stored in memory to keep track of hashed buckets. The 195 tradeoff between the number of hash functions and memory ¹⁹⁶ usage is discussed in Reformer reproducibility [16] and is ¹⁹⁷ crucial to the LSH attention performance.

198 B. RC-NVM

A novel memory technology called RC-NVM [12] has 199 200 been proposed in order to overcome the constraints of the 201 traditional memory devices. RC-NVM uses NVM cells based 202 on highly reliable TaOx ReRAM [17]. This ReRAM shows 203 excellent durability, maintaining stable resistance over multiple 204 switching cycles and data retention, with stability in both 205 high- and low-resistance states for over 3000 h at 150 °C 206 and a predicted retention period of more than ten years at 207 85 °C. Additionally, memory wear is minimal, with resistance ²⁰⁸ remaining almost constant over prolonged periods at high ²⁰⁹ temperatures. Fig. 3 shows the architecture of RC-NVM. It uti-²¹⁰ lizes a crossbar architecture [18], [19] to organize its memory 211 hierarchy into channels, ranks, chips, banks, subarrays, and 212 mats. One of the key advantages of RC-NVM is its dual-213 addressing ability, which is enabled by the placement of extra

elements at different hardware levels. Specifically, the write ²¹⁴ driver (WD) and sense amplifier (SA) are placed on both sides ²¹⁵ of an RC-NVM Mat, allowing the memory cell to be driven or ²¹⁶ sensed from either row or column direction. This enables data ²¹⁷ to be accessed from both row-oriented and column-oriented ²¹⁸ address spaces. The use of RC-NVM offers more flexible and ²¹⁹ versatile data access capabilities and better power efficiency, ²²⁰ compared to the traditional DRAM. ²²¹

The RC-NVM supports SALP [14], which is a technique ²²² that allows for parallelization across different subarrays, ²²³ enabling more efficient memory access and manage- ²²⁴ ment. Specifically, SALP can improve the read and write ²²⁵ performance of RC-NVM by enabling simultaneous activation ²²⁶ of multiple subarrays, allowing for higher throughput and ²²⁷ lower latency. Overall, the use of SALP in the RC-NVM [12] ²²⁸ represents an important step toward improving the efficiency ²²⁹ and scalability of NVM-based systems. ²³⁰

To improve the efficiency of data transfer between memory ²³¹ and processor, RC-NVM employs a cache mechanism with a ²³² block size of 64 bytes, which is equivalent to 8 Mats. When ²³³ a cache miss occurs, the corresponding cache block will be ²³⁴ transferred from memory to the corresponding buffer, either ²³⁵ row buffer or column buffer, depending on the type of address ²³⁶ space used to access the data. Subsequent accesses to the same ²³⁷ cache block can then be serviced from the buffer, reducing the latency of accessing data from memory. ²³⁹

C. Motivation of LSH Attention With RC-NVM

The motivation to combine LSH attention and RC-NVM 241 can be summarized as follows. 242

 LSH Memory Overhead: The LSH design aims to 243 address the growing time consumption associated with increasing sequence length, enabling attention-like models to handle 245 longer sequences. However, as illustrated in Table I. The rise 246 in embedding read-write time with longer sequences highlights 247 the challenge of excessive access time. This observation 248 underscores the need for an innovative data mapping strategy 249 specifically tailored for LSH. While applying LSH directly on 250 RC-NVM is a consideration, it proves insufficient to mitigate 251 the challenges posed by larger sequence lengths. Consequently, 252 an additional data mapping strategy is essential to leverage the hardware characteristics of RC-NVM effectively and enhance 254 LSH, particularly in terms of access efficiency. 255

2) Additional Preprocessing Before Attention: Increasing 256 hashing rounds boosts LSH attention performance but also 257



Fig. 3. RC-NVM architecture.

240

Sequence Length	4096	8192	16384	32768	65536
Embedding Read Cycle Count (x1M)	5.51	11.02	22.05	44.09	88.18
Embedding Write Cycle Count (x1M)	13.43	26.87	53.73	107.47	214.93

TABLE I CYCLE TIME OF EMBEDDING ACCESS

TABLE II	
CYCLE TIME OF SORTING IN DIFFERENT HASH R	OUNDS

ſ			Ha	asł	ı F	loi	inc	ł		1			2		4			8	;		1	.6	٦
	Cycle count (x1M)			3.1	11	6	.18	1	2.3	4		23.	18		48	5.1							
R	low	/ aci	cess	in 8	3x8	Bloc	k						Colum	n acc	ess ir	1 8x	8 B	lock					
R	low 0	/ ac	cess 2	in 8 3	8x8 4	Bloc 5	k 6	7					Colum	n acc	ess ir 3	1 8x	8 B	lock 6	7				_
R	low 0	/ aci 1	cess 2	in 8 3	8×8 4	Bloc 5	k 6	7]		וו	0		n acc	ess ir	1 8x	8 B 5	lock 6	7				٦
R	low 0	/ aci 1 0	cess 2	in 8 3	8x8 4	Bloc 5	k 6	7]]]	0		n acc 2	ess ir	1 8x	8 B 5	lock 6	7	<u> </u>			ן



Fig. 4. Access pattern in RC-NVM.

²⁵⁸ raises memory and sorting costs. Unlike the original atten-²⁵⁹ tion mechanism, sorting the buckets becomes necessary with ²⁶⁰ LSH attention, and this sorting overhead increases with the ²⁶¹ number of hash rounds. With eight hash rounds, LSH atten-²⁶² tion approaches full attention [10], necessitating sorting the ²⁶³ buckets $8 \times$. Table II presents time consumption experiments ²⁶⁴ at different hash rounds, demonstrating a linear relationship ²⁶⁵ between the hash rounds and sorting time. In order to mitigate ²⁶⁶ the computational burden associated with more hash rounds, ²⁶⁷ we explore leveraging RC-NVM's dual-addressing capability ²⁶⁸ to reduce operations.

3) Token Access in Bucket: The Reformer employs LSH 269 270 to hash input sequences into buckets, enabling the attention 271 mechanism to focus on the tokens within the same bucket. While RC-NVM enhances LSH operations, the potential chal-272 273 lenge lies in the extended token access time, especially when 274 scanning for the tokens in the same bucket. For instance, when the LSH operation reads all tokens labeled as bucket 275 for attention computation in Fig. 4, 64 tokens are stored 276 0 an RC-NVM subarray across 8×8 Mats, each storing in 277 bucket ID. Retrieving tokens with a specific bucket ID 278 a 279 requires a full memory scan. For instance, fetching tokens 280 labeled as bucket 0 involves accessing rows 0-2 and 4-7, skipping only row 3. However, RC-NVM allows for retrieving 281 282 these tokens with access to just columns 1, 4, 5, and 7. This 283 flexibility reduces access time compared to the traditional 284 DRAM. Simple operations like swapping may further optimize 285 bucket access during memory retrieval. Thus, we aim to 286 enhance LSH for bucket data retrieval in this context.

4) Attention Operation: After retrieving tokens hashed to the same bucket, we still need to perform time-consuming



Fig. 5. AttentionRC overview.

attention operations, which include transpose operations and ²⁸⁹ matrix multiplications. Both operations can be efficiently ²⁹⁰ accelerated by utilizing RC-NVM's dual-addressing capabil- ²⁹¹ ity. Traditionally, attention involves time-consuming transpose ²⁹² operations on the key embeddings to get K^T and then com- ²⁹³ putes "*Q* multiplied by K^T " as shown in Fig. 1. Although ²⁹⁴ RC-NVM's dual-addressing capability inherently suits the ²⁹⁵ matrix multiplications, we still find the need for transpose ²⁹⁶ operations in handling key embeddings. We view this as an ²⁹⁷ opportunity for further improvement in our approach. ²⁹⁸

III. ATTENTIONRC

299

309

In this section, we present AttentionRC, which leverages RC-NVM to address the challenges in LSH attention. ³⁰¹ Illustrated in Fig. 5, we propose 1) an LSH-friendly data ³⁰² mapping strategy to address Challenge 1 and propose 2) a sortfree RC-aware bucket access strategy to address Challenge 2. ³⁰⁴ For Challenge 3, we present 3) a transpose-free strategy to ³⁰⁵ accelerate attention computation. Throughout this section, we ³⁰⁶ will further discuss the technical details and benefits of our ³⁰⁷ approach. ³⁰⁸

A. LSH-Friendly Data Mapping in AttentionRC

To efficiently access large embeddings in memory, we $_{310}$ propose an LSH-friendly data mapping strategy (for Challenge $_{311}$ 1) that consists of two steps. First, each token is stored in an $_{312}$ RC-NVM Mat, which is (1/8) size of a cache block. Since $_{313}$ the cache block size equals 8 Mats, we use an 8 \times 8 block $_{314}$ as the minimum unit for token storage, as shown in Fig. 4. $_{315}$ As the input sequence length increases, the number of Mats $_{310}$ allocated within a subarray also increases. For example, if the $_{317}$ input sequence length is 4096, we expand it to several 64 \times 64 $_{318}$ Mats.

The second step is the mapping of dimensions across ³²⁰ subarrays. Each subarray stores the data for one dimension of ³²¹ the tokens. In RC-NVM, there are eight banks in a rank, and ³²² each bank contains eight subarrays. This means the maximum ³²³ size of subarrays in an RC-NVM rank is 64, so we use 64 as ³²⁴ the baseline. ³²⁵

For instance, if the dimension exceeds 64, e.g., 128, we $_{326}$ split it into two blocks of 64 each. We further describe our $_{327}$ mapping strategy in Fig. 6. Specifically, we take the 4096×64 $_{328}$

0



Fig. 6. (a) Embedding. (b) Data mapping in AttentionRC.

³²⁹ embeddings (i.e., 4096 embeddings, each with 64 dimensions) ³³⁰ as an example. We store the 4096 tokens of the input sequence ³³¹ in RC-NVM subarrays as a 64×64 block and then distribute ³³² the 64-D data to 64 subarrays. In other words, we store ³³³ the 4096 \times 64 embeddings using 64 subarrays, where each ³³⁴ subarray uses a 64×64 block to store the data.

We observed that SALP [14] is ideal for applications with uniform data access patterns across subarrays. In LSH Attention, each input token is mapped to the same dimensional space, requiring all dimensions to be read from memory for each token. This setup leverages the SALP's parallelism by reading 64 dimensions per access, thereby reducing the data at retrieval and writing time.

Our LSH-friendly data mapping strategy offers several benefits. Increasing hash rounds to improve accuracy typically raises memory costs, as the LSH operation reads tokens from memory based on the hash results, accessing only certain of dimensions. Our strategy, which enables the parallel data ar access, is expected to lower these costs even with multiple hash rounds.

Moreover, LSH operation usually sorts buckets to store tokens contiguously for easy retrieval. However, with dual-addressing memory, sorting is unnecessary, saving preprocessing time before the attention operation. Additionally, we can efficiently retrieve tokens from the same bucket simultaneously, utilizing RC-NVM's characteristics.

355 B. Sort-Free Bucket Access in AttentionRC

As for Challenge 2, AttentionRC utilizes RC-NVM to reduce sorting time in LSH attention while enhancing the bucket access efficiency. However, this approach has some challenges. Without sorting the resulting buckets, the memory does not know the exact positions of tokens within the same bucket. For example, with a sequence length of 4096 and tokens hashed into 64 buckets, our LSH-friendly data mapping strategy stores the sequence in 64×64 blocks. We need to maintain a 64-entry list in memory to track the row and column of tokens in these blocks. This list allows us to access the tokens within the same bucket according to their positions.

Algorithm 1 RC-Aware Bucket Access

else

end if

end if

end for

19: end procedure

11:

12:

13:

14:

15: 16:

17:

18:

0	
Input	: bucket_id
Input	$t: pos = \{(row_i, col_i), \dots, (row_j, col_j)\} \leftarrow tokens' posi-$
ti	ons in bucket_id
Outp	ut: bucket_access
1: p	rocedure BUCKET_ACCESS(bucket_id, positions)
2:	Initialize accessed_tokens \leftarrow not accessed
3:	Initialize bucket_access
4:	for pos in positions do
5:	if pos is not accessed then
6:	num_row \leftarrow pos.row_access()
7:	row_index \leftarrow accessed tokens indices
8:	$num_col \leftarrow pos.column_access()$
9:	$col_index \leftarrow accessed tokens indices$
10:	if num row > num col then

However, the tokens within the same bucket may still be ³⁶⁷ scattered, making access time consuming due to discontinuity. ³⁶⁸ This is where the dual-addressing feature of RC-NVM comes ³⁶⁹ into play. ³⁷⁰

Append bucket access \leftarrow "RR position"

accessed_tokens[row_index] \leftarrow accessed

Append bucket_access \leftarrow "CR position"

accessed_tokens[col_index] \leftarrow accessed

We present a sort-free RC-aware strategy for the bucket ³⁷¹ access that utilizes the dual-addressing ability of RC-NVM ³⁷² to reduce the memory access time to tokens that are hashed ³⁷³ into the same bucket. This strategy assumes that our proposed ³⁷⁴ mapping strategy presented in the previous section is adopted. ³⁷⁵

As shown in Algorithm 1, the RC-aware bucket access 376 strategy takes two inputs: 1) the bucket_id, which determines 377 the specific bucket to be processed and 2) the positions 378 of all tokens within that bucket. In lines 2 and 3, this 379 algorithm begins with two initial lists: 1) "accessed_tokens" 380 and 2) "bucket_access." The former is used to store whether a 381 token in the bucket has been accessed or not, while the latter 382 is used to store the access way to access the bucket. In lines 4 383 and 5, the algorithm then iterates through the token positions 384 in the bucket that have not been accessed yet. From lines 6 to 385 9, the algorithm calculates the number of tokens belonging to 386 bucket id that can be accessed in terms of row and column, 387 while simultaneously recording the indices of the accessed 388 tokens in row_index and col_index within the position list. 389 From lines 10 to 15, the algorithm determines which access 390 pattern (row or column) is more efficient based on which 391 pattern accesses more tokens and then adds the access way and 392 the position to the bucket_access list. Finally, the algorithm 393 updates the accessed_tokens list for the accessed tokens to 394 prevent them from being accessed again in future iterations.

The concept of a Sort-free RC-aware bucket access strategy $_{396}$ is further illustrated in Fig. 7, which depicts an 8 \times 8 matrix $_{397}$



Fig. 7. RC-aware bucket access.

³⁹⁸ (i.e., eight rows and eight columns in total) representing a ³⁹⁹ total of 64 tokens. Each token is hashed into a specific bucket; ⁴⁰⁰ for instance, when we want to access all the tokens in bucket ⁴⁰¹ 0, there are ten tokens we need to access. According to our ⁴⁰² Algorithm 1, (0, 0), which means the position of the token ⁴⁰³ is in the zeroth row and the zeroth column, will be the first ⁴⁰⁴ position in the procedure. As we store the data in RC-NVM, ⁴⁰⁵ we have two patterns (i.e., row and column accesses) to access ⁴⁰⁶ the data. Suppose that we use row read (0, 0), which will fetch ⁴⁰⁷ eight values (i.e., the 64 bytes of data from the zeroth column ⁴⁰⁸ to the seventh column into the cache).

Conversely, column read (0, 0) fetches data from the zeroth to row to the seventh row. Obviously, row read (0, 0) only taccesses three tokens that belong to bucket 0, whereas column tread accesses five tokens. This example illustrates the main tai idea of our sort-free RC-aware data access strategy, which tai is, to find the most efficient memory access pattern (row or to column direction) based on the buckets being selected.

416 C. Further Improvement of Bucket Access in AttentionRC

⁴¹⁷ While we have successfully accelerated bucket access by ⁴¹⁸ leveraging the advantages of dual addressing, as depicted in ⁴¹⁹ Fig. 7, certain challenges persist. Specifically, when opting ⁴²⁰ for column access at the position (0, 0), we observe the ⁴²¹ retrieval of eight tokens into the cache block. However, upon ⁴²² closer examination, only five of these tokens belong to our ⁴²³ target bucket (bucket 0), leaving the remaining three tokens ⁴²⁴ unwanted. This phenomenon prompts us to consider further ⁴²⁵ optimization opportunities.

We introduce a swap strategy aimed at further optimizing the performance of bucket access by exchanging a small subset terms.

As shown in Algorithm 2, the process begins with an 8×8 block of the RCNVM mat. The algorithm takes two inputs: bucket_access, determined by Algorithm 1, representing the most efficient memory access pattern, and the positions of all tas tokens within that bucket. In line 2, a list called swap_list is initialized to store tokens in this 8×8 block that need swapping. Line 3 filters out singular tokens within the same bucket, as they cannot benefit from swapping. From lines 4 to tas tokens and the block and tas identify the least efficient one. The bucket with the minimum tas ratio, calculated by dividing the total number of tokens by the

Algorithm 2 Swap Strategy
Input: 8x8 block mat of bucket_access
Input: pos = { $(row_i, col_i), \ldots, (row_j, col_j)$ } \leftarrow bucket's
positions
Output: new_bucket_access
1: procedure SWAP(block, pos)
2: Initialize swap_list \leftarrow tokens to be swapped
3: Filter buckets which only have one token
4: Calculate the ratio of every bucket access in the block
5: Find the smallest ratio
6: swap_token, target_token \leftarrow smallest ratio bucket
7: $rc_swap_temp \leftarrow bucket_id$
8: for bucket_id in rc_swap_temp do
9: if valid_swap then
10: Append swap_candidate \leftarrow pos of bucket_id
11: end if
12: end for
13: if There are multiple candidates in swap_candidate
then
14: Decide which swap is the best and remove others
15: Append swap_list \leftarrow swap_candidate
16: else
17: Append swap_list \leftarrow swap_candidate
18: end if
19: end procedure
20: Perform the swap operation

```
21: new_bucket_access \leftarrow Algorithm 1
```

total accesses required, indicates the need for improvement. 440 In line 6, the algorithm determines two variables based on the 441 least efficient bucket. First, it identifies the swap_token, which 442 represents the token to be swapped within this bucket, and 443 second, it determines the target token, another token within 444 the same bucket chosen as the target for swapping. This 445 implies that the token designated for swapping will be moved 446 to the access block associated with this target_token. In line 447 7, the algorithm determines the tokens present in the access 448 block of the target_token. Given the row- and column-oriented 449 access pattern in the RCNVM, the algorithm collects the 450 bucket_id of tokens encountered target_token, stores them in 451 the rc_swap_temp, and treats them as candidates for swapping. 452 From lines 8 to 12, the algorithm validates each potential swap. 453 In line 9, valid swaps are added to swap_candidate, while 454 invalid ones are filtered out. The conditions and reasons for a 455 swap being considered invalid are then outlined. 456

Invalid Swap Condition 1: This candidate is already in 457 swap_list. Clearly, if this candidate is already in the 458 swap_list, it indicates that it is already scheduled for 459 swapping, and swapping it again provides no performance 460 benefit. 461

Invalid Swap Condition 2: This candidate is not present 462 in bucket_access. If this candidate does not appear in 463 bucket_access, it indicates that it does not need additional 464 access, as it has already been captured by another access. 465 Swapping it may introduce unnecessary access, resulting in a 466 negative impact on performance. 467



Fig. 8. Process of swap strategy.

Invalid Swap Condition 3: The candidate is present in bucket_access, but the corresponding access has captured two or more tokens from the same bucket. If this candidate tri exists in bucket_access, but the corresponding access includes two or more tokens from the same bucket, swapping is not allowed. This is because swapping in this scenario could lead tro only to Invalid Swap Condition 2 but also potentially tro impact subsequent tokens from the same bucket accessed tre later, resulting in a degradation of access performance for that tro bucket.

After the algorithm determines the swap_candidate. In Ines 13 to 18, if there are two or more candidates in wap_candidate, a final arbitration is conducted to decide which candidate to swap based on the associated benefits. In line 20, the algorithm decides which tokens to swap, and the actual exchange operation is performed. In line 21, after the exchange, Algorithm 1 is executed once again to obtain the new and further improved new_bucket_access, completing the entire algorithm.

The concept of a swap strategy is further illustrated in 487 488 Fig. 8, which depicts an 8×8 block mat, same as in 489 Fig. 7, representing a total of 64 tokens. When seeking further 490 improvement through swapping, the initialization involves ⁴⁹¹ running Algorithm 1 to obtain the bucket access list for the ⁴⁹² given block. Subsequently, the first step in Fig. 8 corresponds ⁴⁹³ to lines 4 to 6 of Algorithm 2, the algorithm calculates access ⁴⁹⁴ efficiency to identify buckets that require further improvement. ⁴⁹⁵ In the example, buckets 36 and 59 are identified. The second ⁴⁹⁶ step corresponds to line 7 of Algorithm 2, where the algorithm 497 identifies tokens in both the row and column directions that 498 can be swapped. The third step corresponds to lines 8 to 12 of ⁴⁹⁹ Algorithm 2, where the algorithm filters out tokens that cannot 500 be swapped based on the invalid swap conditions, resulting in ⁵⁰¹ the swap candidate list. Finally, the fourth step corresponds to ⁵⁰² lines 13 to 18 of Algorithm 2. For bucket 36 in the example, ⁵⁰³ the swap candidate list contains tokens that belong to buckets 55 and 56. However, considering that swapping the latter might 505 also improve the access efficiency of bucket 56, the decision is made to swap the token that belongs to 56. In contrast, for ⁵⁰⁷ bucket 59 in the example, as there is only one candidate in the ⁵⁰⁸ swap candidate list, no further decision making is necessary.

509 D. Transpose-Free Attention

⁵¹⁰ For Challenge 3, AttentionRC aims to completely remove ⁵¹¹ transpose operations and accelerate the matrix multiplication.

Algorithm 3 Attention Operation	on in AttentionRC
Input: bucket_id	
Input: Q, K, V $\in \mathbb{R}^{seq_length \times d}$	\leftarrow tokens in bucket_id
Input: d	▷ Embedding dimension
Output: A	⊳ Attention matrix
1: procedure BUCKET_ATTEN	NTION(bucket_id, Q, K, V, d)
2: $QK \leftarrow Q \times K$	· Directly perform dot-product
3: $S_QK \leftarrow QK \times \frac{1}{\sqrt{d}}$	
4: softmax_QK $\leftarrow S_O^v$ OK.	softmax()
5: $A \leftarrow \text{softmax}_QK \times V$	$V \triangleright$ Column access V matrix
6: end procedure	



Fig. 9. Transpose-free attention.

After the bucket access pattern is identified, AttentionRC ⁵¹² performs attention among tokens hashed into the same bucket. ⁵¹³ One operation in attention is the matrix multiplication, and ⁵¹⁴ we believe that RC-NVM can be beneficial in this process. ⁵¹⁵ Aside from the previously mentioned advantages, RC-NVM ⁵¹⁶ is particularly suited for attention because it often involves ⁵¹⁷ computing the product of a query matrix Q and a transposed ⁵¹⁸ key matrix K to obtain attention scores. Both the matrix multiplication and transpose operations require column direction ⁵²⁰ memory access. ⁵²¹

The transpose operation can be a bottleneck for either rowmajor or column-major memory layouts, as it requires extra memory access to swap the rows and columns. However, with the dual-addressing feature of RC-NVM, we can avoid the transpose operation and directly multiply Q and K using any memory layout we prefer. Therefore, RC-NVM can not only accelerate matrix multiplication but also reduce the memory accesses required for the matrix transpose in attention, resulting in more efficient and effective attention in AttentionRC than in LSH attention.

As shown in Algorithm 3, the input of this algorithm con- 532 sists of three parts. First, we have bucket_id, which indicates 533 the specific bucket where the attention operation is being 534 performed. Second, we have the matrices query Q, key K, 535 and value V. The size of these matrices is determined by 536 the number of tokens included in the bucket multiplied by 537 the dimension of each token. Finally, we have the dimension 538 of embedding in *bucket id*. In line 2, the algorithm directly 539 performs dot-product between Q and K without the need for 540 a transpose operation on K due to the dual-addressing feature $_{541}$ of RC-NVM. In lines 3 and 4, the algorithm performs the 542 scaled and softmax operation in the same way as the original 543 attention. In line 5, the algorithm performs the final step of the 544 attention operation, which involves multiplying the softmax of 545 QK with V. With the column access capability of RC-NVM, 546 we can utilize the column access in the V matrix, resulting in 547reduced matrix multiplication time, compared to the traditional 548 memory. Finally, the algorithm returns the attention matrix A. 549

As shown in Fig. 9, the upper part is the original atten- 550 tion and the lower part is the transpose-free attention. We 551

⁵⁵² can observe two key distinctions in the modified attention ⁵⁵³ mechanism compared to the original one. The initial attention ⁵⁵⁴ mechanism necessitates a transpose operation for the key ⁵⁵⁵ matrix, as the query and key matrices share the same dimen-⁵⁵⁶ sions. In contrast, by leveraging the advantages of RC-NVM, ⁵⁵⁷ we can circumvent the requirement for the transpose operation ⁵⁵⁸ and directly perform the matrix multiplication. Furthermore, ⁵⁵⁹ the inherent suitability of RC-NVM for the matrix multipli-⁵⁶⁰ cation amplifies this enhancement, enabling us to exploit the ⁵⁶¹ strengths of RC-NVM's optimized characteristics.

Moreover, our strategy enables us to optimize the storage and retrieval of the value matrix through the column access methodology, thereby contributing to further acceleration. Consequently, our approach not only streamlines the traditional attention mechanism but also leverages the distinctive attributes of RC-NVM to enhance the overall efficiency of the process. This innovative fusion of the attention mechanism and RC-NVM optimization holds the potential to significantly amplify the performance of the entire model. This is particularly valuable in scenarios involving large-scale computations and memory-intensive operations.

573 E. AttentionRC Discussion

In this section, we discuss the overhead associated with AttentionRC. While RC-NVM can enhance LSH attention performance and streamline its steps, some overhead may rraise. By removing sorting steps, we propose an RC-aware bucket access strategy and a swap strategy to minimize memory for executing Algorithms 1 and 2, unlike LSH attention. We conducted experiments to determine if this additional time is tolerable. The results will be presented in the next section.

584 IV. EXPERIMENTAL EVALUATION

In this section, we first discuss the experimental setup, including the experimental procedures and datasets used in our experiments. Then, we will evaluate the experimental results.

588 A. Experimental Setup

1) Experimental Procedure: Our experimental procedure 589 590 consists of three parts: 1) LSH attention; 2) memory trace ⁵⁹¹ generation; and 3) experimental result evaluation. First, we ⁵⁹² apply the LSH attention algorithm from Reformer, which is ⁵⁹³ implemented by PyTorch [20] in our experiment. We use ⁵⁹⁴ eight hash rounds. This choice is based on findings from the 595 Reformer model, which indicate that the accuracy becomes ⁵⁹⁶ perfect when evaluated with eight hash rounds. Next, we use 597 a custom simulator written in Python to generate memory ⁵⁹⁸ trace files for the entire execution process. This simulator is ⁵⁹⁹ capable of simulating the LSH attention computation with or ⁶⁰⁰ without the support of dual-addressing ability from RC-NVM. Table III demonstrates the row-/column-oriented address map-601 ₆₀₂ pings in RC-NVM. The only difference between these two access patterns is the order of row and column bits in the 32-bit 604 address. Our custom simulator breaks down LSH attention 605 computation into three stages: 1) embedding access; 2) LSH

TABLE III Address Mappings for Row-Oriented and Column-Oriented Accesses

	Rank	Subarray	Bank	Channel	Row/Column	$\operatorname{Column/Row}$	Intra Bus
Row-oriented	2 hit	3 bit	3 bit	1 bit	10 bit	10 bit	3 bit
Column-oriented	2-010	0-010	0-01	1-1510	10-51	10-610	0-010

TABLE IV CONFIGURATION OF SIMULATED SYSTEMS

4 cores, x86, 2.0 GHz
private, 64B cache line, 8-way associative, 32 KB
private, 64B cache line, 8-way associative, 256 KB
shared, 64B cache line, 8-way associative, 8 MB
32 entry request queues per controller, FR-FCFS
DDR3-1333, tCAS: 10, tRCD: 9, tRP: 9, tRAS: 24,
Channels: 2, Ranks: 2, Banks: 8, Rows: 65536, Columns:
256, Row buffer size: 2048 B, Capacity: 4 GB, Access time: 14 ns
LPDDR3-800, tCAS: 6, tRCD: 12, tRP: 1, tRAS: 0,
Channels: 2, Ranks 4, Banks: 8, Rows: 8192, Columns:
1024, Row buffer size: 8192 B, Column buffer size: 8192
B, Capacity: 4 GB, Read access time: 29 ns, Write pulse
width: 15 ns, four $512 * 512$ mats in a subarray

execution; and 3) attention computation. For each stage, if 606 there is a memory access, a memory trace is generated per the 607 address mappings in Table III. In AttentionRC, we consider 608 four types of memory access due to dual addressing: 1) row 609 read; 2) row write; 3) column read; and 4) column write. 610 In contrast, the original LSH attention model includes only 611 row read and row write. These traces are recorded in a trace 612 file, sequentially documenting all the memory traces produced 613 during the simulation. Finally, we evaluate the performance 614 by feeding the trace files to the RC-NVM simulator to obtain 615 the overall execution time. 616

2) Datasets: We conduct our experiments on five 617 datasets: 1) enwiki8 [21]; 2) BookCorpus [22]; 3) Internet 618 movie database (IMDB) [23]; 4) GutenBerg [24]; and 619 5) OpenWebText [25]. enwiki8 [21] dataset consists of the 620 first 100 million bytes of text from the english wikipedia. 621 BookCorpus [22] is a large dataset consisting of over 622 11000 books from a wide range of genres and topics. 623 IMDB [23] is a collection of movie reviews from the IMDB, 624 containing labeled sentiment (positive/negative) for each 625 review. GutenBerg contains a large collection of books, 626 including classic literature, historical texts, and other public 627 domain works. OpenWebText [25] is a dataset created by 628 scraping and preprocessing publicly available Web text, 629 resulting in a large corpus of diverse Web content. To 630 evaluate the performance of AttentionRC, we feed these five 631 datasets into LSH attention with varying sequence lengths and 632 dimensions as input. By varying these parameters, we aim to 633 investigate the effectiveness and scalability of our proposed 634 strategy on handling different input sizes. 635

3) System Configuration: The system configuration is 636 listed in Table IV. In the simulated DRAM, we have two 637 channels, four ranks per channel, and eight banks per rank. 638 As for the simulated RC-NVM system, RC-NVM has two 639 channels, four ranks per channel, eight banks per rank, and 640 eight subarrays per bank. Each subarray comprises 1024 641 rows and 1024 columns, where RC-NVM supports both row- 642 oriented and column-oriented memory accesses. The total 643 capacity of the memory system is 4 GB and the well-known 644 FR-FCFS [26] is used as a basic scheduling policy. 645



Fig. 10. Cycle number comparison of accessing Embeddings w/ and w/o LSH-friendly data mapping strategy. (a) Embedding write. (b) Embedding read.

4) RC-NVM Latency Overhead: Extra peripheral circuitry Reference for the circuit of the circu

657 B. Experimental Results

In this section, we use the five investigated datasets and apply LSH attention with varying sequence lengths and dimensions to evaluate performance improvement. The section is divided into four parts.

- ⁶⁶² 1) We discuss the improvement offered by the proposed
 ⁶⁶³ LSH-friendly data mapping strategy in RC-NVM.
- We analyze the time spent on preprocessing before
 attention computation and the overhead introduced by
 our strategy.
- 3) We evaluate the impact of the proposed RC-aware bucket
 access strategy.
- 4) We will analyze the amount of memory access time in attention operation that can be saved by the proposed AttentionRC, compared to LSH attention.

1) LSH-Friendly Data Mapping Strategy: Fig. 10 com-672 673 pares the number of cycles of data accesses on DRAM and 674 on RC-NVM with/without our proposed LSH-friendly data 675 mapping strategy by using a sequence length of 4096 with 676 input embeddings of 64, 128, 256, 512, and 1024 dimensions. ⁶⁷⁷ Specifically, Fig. 10 compares the read and write performance 678 of memory accesses between our proposed strategy and a conventional strategy that does not consider the SALP properties. 679 Our proposed strategy disperses the token embeddings 680 681 into different subarrays based on their dimensions, while 682 the conventional strategy stores all the token embeddings in 683 the same subarray. Our results show that as the dimension increases, the performance improvement in our proposed 684 685 mapping strategy becomes more significant, with a maximum write improvement of up to 60.9% and a read improvement 687 of 4.9%. This is due to the increased parallelism in SALP as the dimension increases, resulting in fewer cycles needed.

TABLE V Bank Energy Consumption Comparison of Accessing Embeddings w/ and w/o LSH-Friendly Data Mapping Strategy

Configura	tion	Energy Consumption (nJ)			
Sequence Length	Dimension	w/o	w/		
4096	64	2.1368×10^{7}	2.136816×10^{7}		
4096	128	$4.27362 imes 10^7$	4.273608×10^{7}		
4096	256	8.54724×10^{7}	8.54619×10^{7}		
4096	512	17.0945×10^{7}	17.09431×10^{7}		
4096	1024	34.189×10^7	34.18854×10^{7}		

These findings indicate that our proposed LSH-friendly data mapping strategy is well-suited for NLP tasks, where higher dimensions represent more features per token, leading to better model accuracy. 692

The improvement in write operations is more significant ⁶⁹³ than in read operations due to the characteristics of NVM [27]. ⁶⁹⁴ Writing to NVM cells involves applying a voltage or current ⁶⁹⁵ to modify the cell state, incurring overheads like program- ⁶⁹⁶ ming time, making write operations slower. In contrast, read ⁶⁹⁷ operations are faster and simpler, involving only sensing the ⁶⁹⁸ charge or resistance levels without modifying the cell states. ⁶⁹⁹ This discrepancy in performance improvements when using ⁷⁰⁰ SALP in our strategy stems from the slower nature of write ⁷⁰¹ operations compared to the relatively faster read operations. ⁷⁰²

As shown in Table V, our LSH-friendly data mapping 703 strategy maps embedding data to subarrays across various 704 banks. In our experiments with a sequence length of 4096 705 and dimensions of 64, 128, 256, 512, and 1024, we observe a 706 subtle improvement in energy consumption as the dimension 707 increases. The energy consumption is primarily determined by 708 execution time and memory accesses. Our strategy leverages 709 SALP, which parallelizes access to multiple subarrays, reducing memory access and execution time. Higher dimensions 711 increase parallelism, further lowering energy consumption. 712 This experiment shows our approach reduces data access time and enhances energy efficiency. 714

2) Sort-Free RC-Aware Bucket Access: Fig. 11 compares 715 the cycle numbers with and without sort-free RC-aware bucket 716 access under different hash rounds. Five datasets with a 717 sequence length of 4096 and 64 dimensions are used. The 718 number of hash rounds varies between 1, 2, 4, 8, and 16. It can 719 be seen that the cycle number reduction ratio ranges between 720 84.3% and 93.7%. Even with an increased number of hash 721 rounds, the proposed sort-free RC-aware bucket access still 722 has a high reduction ratio. In our pursuit to eliminate sorting 723 time entirely, the experiments have revealed that, despite the 724 removal of sorting steps, there remains a need for additional 725 time within AttentionRC. This requirement arises from the 726 adoption of the proposed strategy, which seeks to reduce 727 access time for each bucket. Consequently, although certain 728 algorithms deemed unnecessary in LSH attention are omitted, 729 they become indispensable in the context of AttentionRC. 730

Fig. 12 compares the cycle number in the five datasets 731 with and without the sort-free RC-aware bucket access under 732 different sequence lengths. Specifically, it compares the time 733 required to extract all tokens from all buckets using sequence 734 lengths of 4096, 8192, 16384, 32768, and 65536 with 64 735 dimensions when tokens are hashed to 64 buckets. We choose 736



Fig. 11. Cycle Comparison w/ and w/o Sort-free RC-aware Bucket access strategy under different hash rounds. (a) Enwiki8. (b) BookCorpus. (c) IMDB. (d) GutenBerg. (e) OpenWebText.



Fig. 12. Cycle Comparison w/ and w/o Sort-free RC-aware bucket access strategy under different sequence lengths. (a) Enwiki8. (b) BookCorpus. (c) IMDB. (d) GutenBerg. (e) OpenWebText.



Fig. 13. Cycle Comparison w/ and w/o swap strategy under different sequence lengths. (a) Enwiki8. (b) BookCorpus. (c) IMDB. (d) GutenBerg. (e) OpenWebText.

to alter the sequence length rather than the dimension because
LSH attention was originally proposed to handle larger
sequence lengths with nonquadratic complexity. Therefore, it
is more meaningful to perform comparisons with different
sequence lengths. It can be seen that our sort-free strategy
achieves significant cycle number reductions up to around 33%
for different sequence lengths.

3) Further Improvement of Bucket Access: Fig. 13 conducts with sequence lengths of 32 768, 65 536, and 131 072. Fig. 13 conrate In the context of setting the sequence length, an additional rate sequence length 131 072 was introduced. This decision was rate motivated by the observed trend in modern language models, where the sequence length is progressively increasing.

As the sequence length increases, the reduction in access response to the approach taken in the swap strategy, where the bucket table is divided into individual blocks of 8×8 matriresponse for improvement through token swapping. Consequently, response to the sequence length increases, resulting in more blocks being separated and more token exchanges, the magnitude of response token accordingly.

Fig. 13 not only compares the results with the previous 759 outcomes but also includes the improvements achieved through 760 our applied swap strategy. The effectiveness of our swap strategy becomes more pronounced as the sequence length 761 grows. Specifically, for the sequence length of 131072, the 762 application of the swap strategy results in an approximate 763 enhancement of 5%. The reduction in cycle numbers exhibits 764 a more significant impact compared to the scenario with a 765 sequence length of 65536. This observation indicates the 766 suitability of our approach for contemporary language models 767 with larger sequence lengths. 768

4) Overhead of Further Improvement: Fig. 14 illustrates 769 the additional time required for improving the bucket access 770 with the swap strategy at different sequence lengths. The x- 771 axis represents the five datasets, while the *y*-axis denotes the 772 cycle numbers expended. The observed increase in overhead 773 after applying the swap strategy is due to the extra execution 774 of Algorithm 2. However, the notable point is that even with 775 this additional time, the overhead remains significantly smaller 776 than the original sorting time. Fig. 14 clearly demonstrates 777 that our approach leads to a considerable enhancement in 778 bucket access efficiency, incurring only a modest increase 779 in required time. Importantly, this overhead is far less than 780 the time consumed by the sorting operation, reinforcing the 781 effectiveness of our strategy. 782

5) *Transpose-Free Attention:* Table VI compares the number of cycles required in the five datasets with and without 784



Fig. 14. Cycle Comparison of Overhead w/ and w/o swap strategy under different sequence lengths. (a) 4096. (b) 8192. (c) 16384. (d) 32768. (e) 65536.

TABLE VI Cycle Comparison Between Transpose-Free Attention and the Original Attention

_	Sectionco	(Original Attention		Tra	nspose-free attention		
Datasets	length	Transpose Operation(x1M)	Matrix Multiplication(x1M)	Total(x1M)	Transpose Operation(x1M)	Matrix Multiplication(x1M)	Total(x1M)	Reduction(%)
	4096	3.15	13.81	16.96	0	10.66	10.66	37
Enwiki8	16384	19	61.91	80.91	0	42.92	42.92	47
	65536	59.36	231.37	290.73	0	162.96	162.96	44
	4096	3.5	14.19	17.69	0	10.11	10.11	43
BookCorpus	16384	18.82	61.73	80.55	0	40.7	40.7	49
	65536	58.97	230.97	289.94	0	162.96	162.96	44
	4096	3.25	13.9	17.15	0	10.11	10.11	41
IMDB	16384	19.11	62.02	81.13	0	40.7	40.7	50
	65536	62.78	234.79	297.57	0	162.96	162.96	45
	4096	3.32	13.96	17.28	0	10.11	10.11	41
GutenBerg	16384	18.86	61.78	80.64	0	40.7	40.7	50
	65536	59.03	231.03	290.06	0	162.94	162.94	44
	4096	3.32	13.99	17.31	0	10.11	10.11	42
OpenWebText	16384	18.21	61.15	79.36	0	40.7	40.7	49
	65536	60.72	232.73	293.45	0	162.96	162.96	44

TABLE VII Total Cycle Comparison

Datasets	Total cycle of original LSH attention	Total cycle of AttentionRC	Reduction(%)
Enwiki8	699999430	345013125	50.71
BookCorpus	699990375	344859655	50.73
IMDB	700063900	344916080	50.73
GutenBerg	699937400	344922120	50.72
OpenWebText	700033145	345038970	50.71

⁷⁸⁵ transpose-free attention for performing attention on 64 buckets ⁷⁸⁶ with sequence lengths of 4096, 8192, 16384, 32768, and ⁷⁸⁷ 65536.

The results indicate that we can achieve up to a 51% 788 789 reduction in attention time with varying sequence lengths. 790 This is primarily due to two key factors. First, as outlined in Section III-A, the dual-addressing capability of RC-NVM 791 eliminates the need for transpose operations during the atten-792 793 tion process. In contrast, traditional memory would require numerous transpose operations proportional to the number 794 795 of buckets, especially as sequence length—and consequently, the number of tokens per bucket-increases. Second, this 796 dual-addressing ability also enhances the matrix multiplica-797 tion efficiency, particularly for operations involving extensive 798 column access, further improving performance. These factors 799 enable AttentionRC to outperform the original LSH attention 800 by reducing the time needed for attention operations. 801

6) AttentionRC on Transformer-Based Models: As shown more than and AttentionRC within the five datasets, which attention and AttentionRC within the five datasets, which more eight hash rounds. Reformer [10] was introduced to reduce the computational burden of the Transformer using LSH attention. According to Reformer, with eight hash rounds, it achieves about 40% less computation time for attention compared to the standard Transformer. Our experiments show that AttentionRC full further reduces computation time by 50% compared to LSH attention. As attention mechanisms account for much of 812 the computation time in Transformer models during both 813 training and inference. By optimizing the attention mechanism, 814 AttentionRC significantly enhances Transformer performance 815 and is applicable to other Transformer-based models. This 816 improvement underscores the potential of AttentionRC to 817 set a new standard for efficient and scalable Transformer 818 architectures. 819

V. CONCLUSION

We present a novel approach called AttentionRC to improve 821 various aspects of LSH attention, including an LSH-friendly 822 data mapping strategy, bucket access, and matrix multiplica- 823 tion. First, our LSH-friendly data mapping strategy leverages 824 SALP for parallel data read/write, significantly reducing 825 memory operation time. This strategy extends beyond LSH 826 attention and is applicable to other models involving embed- 827 dings and optimizing memory access across various scenarios. 828 Second, we propose an RC-aware bucket access strategy 829 combined with a swap strategy that uses the dual-addressing 830 feature of RC-NVM for faster token access in the same bucket 831 than conventional memory. This strategy benefits situations 832 where the data is preprocessed through hashing or bucketing, 833 showcasing its versatility beyond LSH-based computations. 834 Third, we propose transpose-free attention to eliminate trans- 835 pose operations in attention computation, achieving substantial 836 efficiency improvement in the matrix multiplication. This 837 method is well-suited for integration into a broad range 838 of models involving attention computations In conclusion, 839 AttentionRC shows promising results in enhancing LSH atten- 840 tion performance and demonstrates the potential advantages 841 of utilizing RC-NVM across various models. However, our 842 approach is currently evaluated in a simulated environment, 843 as RC-NVM technology is still in the simulation phase. 844 Real-world applications may present challenges and costs. 845 Future research will explore the feasibility and complexity 846 of deploying our approach in real systems, addressing issues, 847 such as manufacturing costs, hardware design complexity, 848 temperature stability, and durability. This aims to facilitate the 849 practical adoption of our approach. 850

References

- A. Vaswani et al., "Attention is all you need," in *Proc. 31st Conf. Neural* 852 *Inf. Process. Syst.*, 2017, pp. 1–11.
- [2] A. Galassi, M. Lippi, and P. Torroni, "Attention in natural language 854 processing," *IEEE Trans. Neural Netw. Learn. Syst.*, vol. 32, no. 10, 855 pp. 4291–4308, Oct. 2021.

820

851

- K. Han et al., "A survey on vision transformer," IEEE Trans. Pattern 857 [3] Anal. Mach. Intell., vol. 45, no. 1, pp. 87-110, Jan. 2023. 858
- 859 [4] Z. Dai et al., "Transformer-XL: Attentive language models beyond a fixed-length context," 2019, arXiv:1901.02860. 860
- [5] R. Child et al., "Generating long sequences with sparse transformers," 861 862 2019, arXiv:1904.10509.
- [6] J. Qiu et al., "Blockwise self-attention for long document understand-863 ing," 2019, arXiv:1911.02972. 864
- S. Wang et al., "Linformer: Self-attention with linear complexity," 2020, [7] 865 arXiv:2006.04768. 866
- 867 [8] M. Zaheer et al., "Big bird: Transformers for longer sequences," 2021, arXiv:2007.14062. 868
- 869 [9] I. Beltagy, M. E. Peters, and A. Cohan, "Longformer: The longdocument transformer," 2020, *arXiv:2004.05150.* N. Kitaev et al., "Reformer: The efficient transformer," 2020, 870
- 871 [10] 872 arXiv:2001.04451.
- A. N. Gomez, M. Ren, R. Urtasun, and R. B. Grosse, "The reversible 873 [11]
- 874 residual network: Backpropagation without storing activations," 2017, 875 arXiv:1707.04585
- 876 [12] S. Li et al., "RC-NVM: Dual-addressing non-volatile memory architec-877 ture supporting both row and column memory accesses," IEEE Trans. Comput., vol. 68, no. 2, pp. 239-254, Feb. 2019. 878
- W. Cheng et al., "GraphRC: Accelerating graph processing on dual-addressing memory with vertex merging," in *Proc. ICCAD*, 2022, 879 [13] 880 pp. 1-9. 881
- 882 [14] Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, "A case for exploiting subarray-level parallelism (SALP) in DRAM," in Proc. 39th Annu. Int. 883 Symp. Comput. Archit. (ISCA), 2012, pp. 368-379. 884
- 885 [15] A. Andoni, P. Indyk, T. Laarhoven, I. Razenshteyn, and L. Schmidt, "Practical and optimal LSH for angular distance," in Proc. 29th Annu. 886 887 Conf. Neural Inf. Process. Syst., 2015, pp. 1-21.
- A. Arutiunia et al., "Reproducibility challenge: Reformer," in Proc. 33rd 888 [16]
- Conf. Neural Inf. Process. Syst. (NeurIPS), 2021, pp. 1-10. 889

- [17] Z. Wei et al., "Highly reliable TaOx ReRAM and direct evidence 890 of redox reaction mechanism," in Proc. IEEE Int. Electron Devices 891 Meeting, 2008, pp. 1-4. 892
- [18] H.-Y. Cheng et al., "Future computing platform design: A cross-layer 893 design approach," in Proc. Design, Automa. Test Europe Conf. Exhib. 894 (DATE), 2021, pp. 312-317. 895
- [19] Y.-W. Kang, C.-F. Wu, Y.-H. Chang, T.-W. Kuo, and S.-Y. Ho, 896 "On minimizing analog variation errors to resolve the scalability 897 issue of ReRAM-based crossbar accelerators," IEEE Trans. Comput.- 898 Aided Design Integr. Circuits Syst., vol. 39, no. 11, pp. 3856-3867, 899 Nov. 2020. 900
- [20] A. Paszk et al., "PyTorch: An imperative style, high-performance deep 901 learning library," in Proc. 33rd Adv. Neural Inf. Process. Syst., vol. 32, 902 2019, pp. 8026-8037. 903
- [21] M. Mahoney. "Large text compression benchmark," 2011. [Online]. 904 Available: https://www.mattmahoney.net/dc/text.html 905
- [22] Y. Zhu et al., "Aligning books and movies: Towards story-like visual 906 explanations by watching movies and reading books," in Proc. IEEE Int. 907 Conf. Comput. Vis. (ICCV), 2015, pp. 19-27. 908
- [23] A. L. Maas et al., "Learning word vectors for sentiment analysis," 909 in Proc. 49th Annu. Meeting Assoc. Comput. Linguist., Hum. Lang. 910 Technol., 2011, pp. 142-150. 911
- [24] M. Gerlach and F. Font-Clos, "A standardized project Gutenberg corpus 912 for statistical analysis of natural language and quantitative linguistics," 913 2018. arXiv:1812.08092. 914
- [25] A. Radford, J. Wu, R. Child, D. Luan, D. Amodei, and I. Sutskever, 915 "Language models are unsupervised multitask learners," OpenAI, vol. 1, 916 no. 8, pp. 1-24, 2018. 917
- [26] S. Rixner, "Memory controller optimizations for web servers," in Proc. 918 37th Int. Symp. Microarchit. (MICRO), 2004, pp. 355-366. 919
- [27] A. Chen, "A review of emerging non-volatile memory (NVM) tech-920 nologies and applications," Solid-State Electron., vol. 125, pp. 25-38, 921 Nov. 2016. 922