# EQ-ViT: Algorithm-Hardware Co-Design for End-to-End Acceleration of Real-Time Vision Transformer Inference on Versal ACAP Architecture

Peiyan Dong<sup>®</sup>, *Graduate Student Member, IEEE*, Jinming Zhuang<sup>®</sup>, *Graduate Student Member, IEEE*, Zhuoping Yang<sup>®</sup>, Shixin Ji<sup>®</sup>, Yanyu Li<sup>®</sup>, Dongkuan Xu<sup>®</sup>, *Member, IEEE*, Heng Huang<sup>®</sup>,

Jingtong Hu<sup>®</sup>, Senior Member, IEEE, Alex K. Jones<sup>®</sup>, Fellow, IEEE, Yiyu Shi<sup>®</sup>, Senior Member, IEEE,

Variable Ware D Sector Manhar HEFE and Deine Thank Sector Manhar HEFE

Yanzhi Wang<sup>10</sup>, Senior Member, IEEE, and Peipei Zhou<sup>10</sup>, Senior Member, IEEE

Abstract-While vision transformers (ViTs) have shown con-2 sistent progress in computer vision, deploying them for real-time 3 decision-making scenarios (< 1 ms) is challenging. Current 4 computing platforms like CPUs, GPUs, or FPGA-based solutions 5 struggle to meet this deterministic low-latency real-time require-6 ment, even with quantized ViT models. Some approaches use 7 pruning or sparsity to reduce the model size and latency, but 8 this often results in accuracy loss. To address the aforementioned 9 constraints, in this work, we propose EQ-ViT, an end-to-end 10 acceleration framework with the novel algorithm and architec-11 ture co-design features to enable the real-time ViT acceleration 12 on the AMD Versal adaptive compute acceleration platform 13 (ACAP). The contributions are four-fold. First, we perform in-14 depth kernel-level performance profiling and analysis and explain 15 the bottlenecks for the existing acceleration solutions on GPU, 16 FPGA, and ACAP. Second, on the hardware level, we introduce a 17 new spatial and heterogeneous accelerator architecture, the EQ-18 ViT architecture. This architecture leverages the heterogeneous 19 features of ACAP, where both FPGA and artificial intelligence 20 engines (AIEs) coexist on the same system-on-chip (SoC). Third,

Manuscript received 9 August 2024; accepted 10 August 2024. This work was supported in part by the NSF under Award 2213701, Award 2217003, Award 2133267, Award 2122320, Award 2324864, Award 2324937, and Award 2328972; and in part by the NIH under Award R01EB033387. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Peiyan Dong and Jinning Zhuang are co-first authors.*) (*Corresponding author: Peipei Zhou.*)

Peiyan Dong, Yanyu Li, and Yanzhi Wang are with the Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115 USA (e-mail: dong.pe@northeastern.edu; li.yanyu@northeastern.edu; yanz.wang@northeastern.edu).

Jinming Zhuang, Zhuoping Yang, Shixin Ji, and Peipei Zhou are with the School of Engineering, Brown University, Providence, RI 02912 USA (e-mail: jinming\_zhuang@brown.edu; zhuoping\_yang@brown.edu; shixin\_ji@brown.edu; peipei\_zhou@brown.edu).

Dongkuan Xu is with the Department of Computer Science, North Carolina State University, Raleigh, NC 27695 USA (e-mail: dxu27@ncsu.edu).

Heng Huang is with the Department of Computer Science, University of Maryland, College Park, MD 20742 USA (e-mail: heng@umd.edu).

Jingtong Hu is with the Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA 15261 USA (e-mail: jthu@pitt.edu).

Alex K. Jones is with the Department of Electrical Engineering and Computer Science, Syracuse University, Syracuse, NY 13244 USA (e-mail: akj@syr.edu).

Yiyu Shi is with the Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN 46556 USA (e-mail: yshi4@nd.edu).

Digital Object Identifier 10.1109/TCAD.2024.3443692

On the algorithm level, we create a comprehensive quantization- 21 aware training strategy, the EQ-ViT algorithm. This strategy 22 concurrently quantizes both the weights and activations into 8-bit 23 integers, aiming to improve the accuracy rather than compromise 24 it during quantization. Notably, the method also quantizes nonlin-25 ear functions for efficient hardware implementation. Fourth, we 26 design the EQ-ViT automation framework to implement the EQ-27 ViT architecture for four different ViT applications on the AMD 28 Versal ACAP VCK190 board, achieving accuracy improvement 29 with 2.4%, and average speedups of 315.0, 3.39, 3.38, 14.92, 59.5, 30 and 13.1x over computing solutions of Intel Xeon 8375C vCPU, 31 Nvidia A10G, A100, Jetson AGX Orin GPUs, AMD ZCU102, and 32 U250 FPGAs. The energy efficiency gains are 62.2, 15.33, 12.82, 33 13.31, 13.5, and 21.9x. 34

*Index Terms*—Design for space exploration, embedded <sup>35</sup> systems, FPGA, hardware/software co-design, high-level synthesis, modeling, performance optimization, reconfigurable logic. <sup>37</sup>

#### I. INTRODUCTION

VISION transformers (ViTs) [1], [2], [3] have shown <sup>39</sup> remarkable versatility in a broad range of application <sup>40</sup> domains, including computer vision (e.g., image classification [1], [3], object detection [4], [5], image processing [6], <sup>42</sup> and video understanding [7]), and in complex scenarios that <sup>43</sup> involve the multimodal data. Many networks [1], [8], [9], <sup>44</sup> [10] use ViTs as the backbone [8], [9] and show superior <sup>45</sup> transferability to various downstream tasks with minor fine <sup>47</sup> tuning.

Low-Latency Real-Time Application Scenarios: Adopting 48 ViT inference as a key chain for low-latency real-time decision 49 making usually requires stringent latency requirements. For 50 example, in autonomous driving scenarios with a 120 km/h 51 speed, 1 ms latency corresponds to 3 cm between a vehicle 52 and a static object or 6 cm between the two moving vehi-53 cles [11]. In such a life-critical system, deterministic low 54 latency (<1 ms) is the first-class design citizen. European 55 Organization for Nuclear Research (CERN) collaborates with 56 autonomous driving software company Zenseact to apply 57 CERNâ<sup>TM</sup>s decision-making algorithm acceleration on FPGA 58 at microsecond level to help avoid accidents in self-driving 59 cars [12]. Such latency (<1 ms) is required in broader scenarios, including the edge and cloud applications. On the 61 edge, for example, radio access networks (RANs) [13] support 62

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. E2E latency comparison for DeiT-T (FP32, INT8, batch size = 6) by using HeatViT on U250 FPGA, TensorRT on A10G GPU, CHARM on Versal ACAP VCK190, and EQ-ViT (ours) on ACAP VCK190.

63 interactive streaming media [14], augmented reality/virtual <sup>64</sup> reality (AR/VR) [15], [16], robot systems control [17], online 65 error detection in the manufacturing industry [18], and indus-66 trial IoT 4.0 [19]. RAN stack operates in low-latency at a 67 transmission time interval of 1 ms or less (based on the 68 5G standards). Thus, it has to make control decisions at 69 each millisecond [13]. In AR/VR, the latency requirement is <1 ms as the visual reaction time for the human expected 70 71 events is only around 1 ms [20]. In the cloud, to guarantee 72 the quality of service, deep learning-based inference for the 73 cloud services in Microsoft Bing Search [21], Microsoft <sup>74</sup> Azure Cloud [22], [23], and Google Cloud [24], [25], [26], 75 all have a single-digit millisecond latency budget to process. 76 Powered by the next-generation cellular networks with 5G or 77 6G standard [13], optical interconnection network [27], and 78 optical chiplet [28], [29] technology, the latency requirement 79 will be more stringent. Acceleration solutions that meet 80 certain end-to-end (E2E) inference latency requirements and <sup>81</sup> optimize the overall system energy efficiency, i.e., performance 82 per watt are desired.

However, the existing works fail to fulfill such stringent 83 84 low-latency requirements, hindering the ViT deployment in 85 low-latency application scenarios. We measure the E2E low 86 batch inference latency for the representative ViT model <sup>87</sup> DeiT-T [2] using the state-of-the-art (SOTA) acceleration <sup>88</sup> frameworks on the FPGA and GPU, including HeatViT [30] on <sup>89</sup> AMD U250 FPGA, and TensorRT [31] on Nvidia A10G GPU. 90 As shown in Fig. 1, in terms of E2E inference latency under <sup>91</sup> single-precision floating-point (FP32) precision, U250 FPGA 92 takes 50.3 ms, which far exceeds the low-latency real-time <sup>93</sup> requirement, e.g., <1 ms, while A10G GPU takes 2.21 ms. We <sup>94</sup> can achieve a lower inference latency by quantization [32] and 95 deploying the 8-bit integer (INT8) inference on U250 FPGA <sup>96</sup> and A10G GPU. Then, the inference latency reduces to 7.3 ms 97 on U250 FPGA and 1.78 ms on A10G GPU.

Based on the requirements of deterministic E2E inference
latency and the initial profiling results of the existing solutions,
several research questions arise as follows.

1) What are the limitations of the existing acceleration platforms in satisfying the low-latency demands? 2) With quantization optimization, do we have a better 103 computing solution to achieve lower latency than FPGAs 104 and GPUs?<sup>1</sup> 105

106

- 3) If so, how to achieve that?
- Can we also improve the accuracy with integer quantization?

Our answer to the second question is "Yes." We propose 109 the EQ-ViT architecture and our implemented EQ-ViT design 110 on the AMD Versal adaptive compute acceleration platform 111 (ACAP) VCK190 achieves a latency as low as 0.56 ms, 112 which has 3.2× latency improvement over A10G GPU and 113 13.1× over U250 FPGA. However, achieving latency as low 114 as 0.56 ms on the heterogeneous Versal ACAP system-on-chip 115 (SoC) involves a lot of design efforts. To ease the programming 116 efforts, we propose the EQ-ViT design automation framework 117 to perform the design space exploration and automatic code 118 generation to facilitate the implementation. In addition, we 119 propose the EQ-ViT algorithm to improve the inference 120 accuracy after the INT8 quantization and EQ-ViT algorithm- 121 hardware co-design to meet the hardware constraints without 122 hurting the algorithm accuracy. Our contributions are summa- 123 rized below. 124

- Detailed Profiling and Bottleneck Analysis: To understand the performance constraints of the existing 126 solutions, we perform in-depth kernel-level performance 127 profiling of ViTs on FPGA, GPU, and ACAP in 128 Section II. Based on the bottlenecks for the existing 129 solutions, we propose our solution principles. 130
- EQ-ViT Accelerator and Mapping: We propose a novel 131 spatial and heterogeneous accelerator template and programming mapping solution to take advantage of the 133 ACAP heterogeneous features: the coexistence of FPGA 134 and artificial intelligence engine (AIE) vector cores on 135 the same SoC in Section IV. Our accelerator architecture 136 features multiple spatial accelerators to improve the AIE 137 core utilization and fine-grained pipeline to overlap the 138 execution time of the accelerators that run on the FPGA 139 and AIEs of the ACAP. 140
- EQ-ViT Algorithm and Algorithm-Hardware Co-Design: 141 On the algorithm level, we develop a full quantizationaware training (QAT) strategy, the EQ-ViT algorithm, 143 to quantize both the weights and activations into 8-bit 144 integers in Section V. This method improves accuracy 145 on all the four different ViT models. More importantly, 146 our proposed EQ-ViT algorithm-hardware co-design 147 quantizes the nonlinear functions with the algorithm 148 optimization and realizes the efficient hardware implementation for the Softmax and GeLU. 150
- EQ-ViT Automation and System Implementation: We 151 design EQ-ViT automation framework to implement the 152 EQ-ViT architecture for the four different ViT models 153 on the AMD Versal ACAP VCK190 board. Experiments 154

<sup>1</sup>Note that, <1 ms latency requirement in the example discussion is for the illustration purposes. The latency requirements differ across various application scenarios. We desire a solution that achieves lower latency than GPUs and FPGAs under the same throughput requirement or achieves higher throughput (or energy efficiency) than GPUs and FPGAs under the same latency requirement. In this article, we discuss such a solution EQ-ViT.

TABLE I HARDWARE SPECIFICATION COMPARISONS ON PEAK PERFORMANCE FOR DATA TYPES FP32 AND INT8, ON-CHIP MEMORY SIZE, OFF-CHIP BANDWIDTH (BW), TDP AMONG AMD FPGA U250, NVIDIA GPU A10G, NVIDIA GPU JETSON AGX ORIN, AND AMD VERSAL ACAP VCK190

Hardware Spec.	Tech. Node	FP32	INT8	Off-chip BW	On-chip Mem.	Off-chip Mem.	TDP
AMD FPGA U250	16nm	1.2T	6.95T	77GB/s	53MB	16GB	225W
Nvidia GPU A10G	8nm	35T	140T	600GB/s	14MB	24GB	300W
Nvidia GPU Jetson Orin	8nm	5.3T	85T	204GB/s	6MB	64GB	60W
AMD ACAP VCK190	7nm	6.4T	102T	25GB/s	33MB	8GB	<180W

in Section VI show EQ-ViT achieves accuracy improvement with 2.4% and average speedups of up to 315.0,

3.39, 3.38, 14.93, 59.5, 13.1× over computing solutions
 of Intel Xeon 8375C vCPU, A10G, A100, Jetson AGX

<sup>159</sup> Orin GPUs, AMD ZCU102, and U250 FPGAs.

5) *EQ-ViT Generality Discussion:* We discuss how EQ-ViT mapping framework can be applied to the other architecture, e.g., FPGA and GPU, to improve the performance in Section VII. We further discuss the microarchitecture insights, i.e., what role reconfigurabil-

ity plays in the future heterogeneous architecture.

#### 166 II. BOTTLENECK ANALYSIS AND PROPOSED SOLUTION

<sup>167</sup> In this section, we first explain the performance bottlenecks <sup>168</sup> of the current solutions on FPGA, GPU, and ACAP. Then, we <sup>169</sup> discuss our proposed design principles.

First, FPGAs are mainly constrained by the limited r1 computation resources. Table I indicates that AMD FPGA r2 U250 (Ultrascale+, 16 nm fabrication) has the lowest peak performance among the three hardware platforms, at 1.2 r74 TFLOPS for FP32 and 6.95 tops for INT8 under 250 MHz. When transitioning from FP32 to INT8, the E2E latency r6 decreases from 50.3 to 7.3 ms. However, both the cases are r77 computation-bound and latency can not be further reduced r8 because of the limited computation resources from DSP/LUT r9 in FPGA.

GPUs have abundant computation cores, e.g., NVIDIA 180 181 introduces Tensor cores since the volta architecture. Table I 182 reveals that GPU A10G (the ampere architecture, 8 nm fab-183 rication) boasts the highest peak performance at 35 TFLOPS 184 for FP32 and 140 TOPS for INT8. Tools like TensorRT 185 simplify inference streamline through the methods, such as 186 quantization. However, Fig. 1 shows that the E2E latency 187 on GPU A10G is 2.21 ms for FP32 and 1.78 ms for 188 INT8. This results in a modest  $1.24 \times E2E$  improvement, 189 significantly smaller than the theoretical peak computation <sup>190</sup> performance improvement from FP32 to INT8 ( $4\times$ , calculated <sup>191</sup> as 140T/35T). To understand the performance bottleneck, we <sup>192</sup> utilize NVIDIA Nsight System [33] and depict the kernel-<sup>193</sup> level time breakdown for INT8 in Fig. 2. We identify the 194 following performance constraints for using TensorRT on the 195 GPU: 1 Low Tensor Cores Utilization for INT8 MM Kernels: <sup>196</sup> Although MM kernels constitute 34.4% of the total runtime, <sup>197</sup> their effective throughput is 23 tops, representing only 16% <sup>198</sup> utilization of the peak INT8 computation performance for DDR Patch Embed = MM = BMM = Reformat = Transpose = Softmax = Layernorm = GELU



Fig. 2. E2E inference latency comparison of using TensorRT on NVIDIA A10G GPU and using EQ-ViT (ours) on AMD Versal VCK190 ACAP for the representative ViT model DeiT-T with INT8 precision when batch size = 6. (a) DeiT-T INT8 E2E latency on A10G is 1.78ms, (b) DeiT-T INT8 E2E latency on EQ-ViT (Ours) is 0.56ms.

GPU A10G. *2* TensorRT Adopts an Implicit Quantization 199 Policy, Which Leads to BMM Computing in FP32, Not in 200 INT8: Quantization enables MM and batch-MM (BMM) to 201 compute in INT8 for higher throughput. However, according 202 to the NVIDIA Nsight compute kernel-level profiling report, 203 BMM kernels compute in FP32. This is related to the implicit 204 quantization strategy applied by TensorRT [34], which will 205 quantize one kernel only when this kernel runs faster in INT8. 206 Otherwise, TensorRT will assign a higher precision to this 207 kernel, FP32, by default. Despite having only 1/6 of the total 208 operations of MM kernels, BMM kernels contribute to 21.7% 209 of the total runtime. We calculate their effective throughput 210 as 6.3 TFLOPS, which is 18% of the peak FP32 computation 211 performance for A10G. <sup>(6)</sup> The Data Type Conversion Between 212 FP32 and INT8 Consumes Non-Negligible GPU Cycles: MM 213 kernels are processed in INT8 mode using NVIDIA Tensor 214 cores, while other kernels use FP32 mode with NVIDIA 215 CUDA cores. Data type conversions between FP32 and INT8, 216 known as Reformat are introduced. This operation is signifi- 217 cant, accounting for 5.3% of the E2E latency. 4 The Nonlinear 218 Kernels Take Significant GPU Cycles: Non-MM kernels, such 219 as Softmax, GeLU, and LayerNorm, collectively contribute 220 27.6% of the total, despite their operations being only 1.5% 221 of MM kernels. This is due to these kernels involving special 222 functions, such as exponent functions, division, and square 223 root. 224

AMD Versal ACAP is a heterogeneous SoC, featuring ARM <sup>225</sup> CPUs, FPGA, and AIE vector cores. The AIEs support several <sup>226</sup> data types, including FP32, INT16, and INT8 [35]. ACAP <sup>227</sup> integrates the aspects of both the domains, that is, FPGA for <sup>228</sup> reconfigurability and AIEs for abundant computation cores. <sup>229</sup> We deployed the DeiT-T model FP32 version on the VCK190 <sup>230</sup> board using CHARM [36], an SOTA deep learning inference <sup>231</sup> framework on the ACAP architecture. Fig. 1 illustrates that <sup>232</sup> cHARM has an E2E latency of 48.07 ms, which is 27× <sup>233</sup> slower than using TensorRT on GPU A10G under FP32. This <sup>234</sup> performance lag is mainly due to the significant load/store <sup>235</sup> of the feature data from/to off-chip memory, caused by the <sup>236</sup> FP32 model's size exceeding the VCK190 on-chip storage <sup>237</sup> capacity of 33 MB. Quantizing the model into INT8 allows <sup>238</sup>

TABLE II ARCHITECTURE AND ALGORITHM FEATURES OF EQ-VIT AND COMPARISONS WITH PRIOR WORKS

Prior Works	Prior Works Computing Platfor			Accelerator Fe	Algorithm & Algo	rithm•Hardwa	re Co-Design Feat.					
1100 1000	Board Type	GOPS/(GB/s)	Multi Spatial Accelerators	Hardware Specialization	On-chip Forwarding	Fine-grained Pipeline	Explicit Quant.	Compute Util.	Activation-aware Quant.	Nonlinear Quant.	Gain	
TensorRT [31]	GPU	-	×	×	×	×	×	Low	-	-	-	
Herald [37]	ASIC	-		×	×	×	-	High		-	-	
MAGMA [38]	ASIC	-		×	×	×	-	High	-	-	-	
ViA [39]	FPGA U50	372/316=1.18	×	×	×	1	×	High	-	-	-	
CHARM [36]	ACAP VCK190	6400/25.6=250	<ul> <li></li> </ul>	×	×	1	×	High	-	-	-	
VITCoD [40]	ASIC	256/76.8=3.3	×	× .	×	×	×	High	×	×	×	
HeatWiT [30]	FPGA ZCU102	1260/19.2=65.6	×	1	×	×	1	High	×	1	×	
Auto-ViT-Acc [41]	FPGA ZCU102	1260/19.2=65.6	×	×	×	×	× .	High	×	×	×	
SSR [42]	ACAP VCK190	102,400/25.6=4000		1	< C	1	1	High	×	×	×	
EQ-WT (Ours)	ACAP VCK190	102,400/25.6=4000	1	<	×	<	× .	High	×	<	<	
Note: [31], [36]-[	te: [31], [36]-[39] are architecture and mapping frameworks. [30], [40], [41] and EQ-VIT (ours) are algorithm-hardware co-design frameworks.											

239 it to fit on-chip. However, without careful design, ACAP 240 acceleration may face similar limitations (from **0** to **9**) as 241 A10G, and potentially worse due to VCK190's limited 4.2% <sup>242</sup> off-chip BW compared to A10G. This leads to the following 243 question. How can we optimize latency for INT8 ViT on <sup>244</sup> ACAP, given its high computation intensity but constrained 245 off-chip BW?

Proposed Design Principles: We propose EQ-ViT to 246 247 optimize latency for INT8 ViT, which circumvents all the <sup>248</sup> constraints from **1** to **4** typically encountered in GPU. The 249 key idea of EQ-ViT is to design multiple heterogeneous 250 MM accelerators on AIEs, design other non-MM kernels 251 on FPGA, and overlap the execution of kernels running on 252 AIEs and FPGA. Fig. 2(b) demonstrates the kernel runtime <sup>253</sup> overlapping in EQ-ViT. However, new challenges appear. 254 *First*, we need to enable explicit INT8 computation for BMMs <sup>255</sup> and achieve high computation utilization for both MMs and <sup>256</sup> BMMs. The computation and communication requirements of <sup>257</sup> MMs and BMMs are different. Overlapping these two types of <sup>258</sup> kernels can improve both the computation and communication <sup>259</sup> utilization. Second, we need to design efficient accelerators for 260 nonlinear kernels (Softmax, GeLU, and LaverNorm). Third, <sup>261</sup> we need to leverage the flexible on-chip memory architecture <sup>262</sup> provided by FPGA on ACAP to enable the data forwarding in 263 the adjacent kernels and further reduce the off-chip memory <sup>264</sup> access. *Fourth*, we need to carefully overlap the execution time <sup>265</sup> and optimize workload partitioning and resource partitioning 266 jointly, for utilization optimization, high throughput, and low <sup>267</sup> latency. *Fifth*, we need analytical models to optimize the 268 E2E latency under computation resource and communication 269 bandwidth constraints. Sixth, we need to keep the accuracy 270 after quantization and, if possible, enhance it.

#### 271

#### III. BACKGROUND AND RELATED WORK

In this section, we first discuss the background for the 272 ViT model architecture, and the existing quantization methods 273 274 for ViT in Section III-A. In Section III-B, we discuss prior 275 works on the hardware acceleration and mapping frameworks 276 on ASICs, FPGAs, GPUs, and ACAP. We also discuss the 277 algorithm-hardware co-design frameworks. We summarize our 278 proposed methodologies in hardware accelerator architecture <sup>279</sup> and the algorithm with the prior works in Table II.

#### 280 A. Vision Transformer

Transformers were initially proposed to handle the learning 282 of long sequences in NLP tasks. Great interest has surged fol-<sup>283</sup> lowing the work [1] that applies a transformer architecture for



Fig. 3. Computation flow of one transformer encoder.

the image classification without reliance on the convolutional 284 architectures (CNN). With more data, the data enhancement 285 techniques or extended training epochs, ViTs can achieve 286 significantly improved task accuracy [2]. Currently, ViTs excel 287 over CNNs in terms of both the speed and accuracy in various 288 computer vision tasks, including image classification [15], 289 object detection [43], and real-time object detection [44]. 290

ViT Architectures: The input image is first divided and 291 arranged into a sequence of patches (or tokens). This sequence 292 is then passed through an L-layer Transformer encoder [45]. 293 Each Transformer layer/block consists of two main compo- 294 nents (Fig. 3): 1) a multihead self-attention (MSA) module 295 and 2) a multilayer perceptron (FFN) module. For instance, 296 the DeiT-T model is composed of L = 12 Transformer blocks, 297 where the typical input image resolution is  $224 \times 224$  with a 298 patch size of  $16 \times 16$ . Consequently, this results in a sequence 299 of n = 196 tokens, each token being embedded with  $64 \times 3_{300}$ dimensions and utilizing h = 3 heads, and dim = 64 per head. 301

Quantization on Transformers: Quantization is one of 302 the most powerful ways to decrease neural networks' 303 computational operations and memory footprint. Current 304 quantization methods can be divided into two categories: 305 1) QAT [46] and 2) posttraining quantization (PTQ) [47]. 306 NLP-oriented Transformers mainly employ PTQ for the two 307 reasons [48], [49], [50]: QAT needs the open dataset. If the 308 dataset is not publicly available, users have to use PTQ. QAT 309 requires significant computational resources to support the 310 training of large model sizes (usually over 350M), to which 311 academics usually have limited access. However, the compact 312 model size of ViT and the presence of the public datasets 313 make it a suitable candidate for QAT, thereby sidestepping 314 the notable accuracy decrease that is often associated with 315 PTQ. [51] proposes a QAT method for ViTs with information 316 rectified. However, this work does not quantize the nonlinear 317 operations, which causes more hardware overhead because 318 of the data conversion between different data types (dequan- 319 tizing and requantizing), and etc. Moreover, several existing 320 works [30], [52], [53], [54] utilize model pruning or sparsity 321 to reduce the computation operations in ViTs. However, these 322 techniques often lead to unavoidable accuracy drops. In EQ- 323 ViT, we aim to implement a fully quantized ViT through the 324 QAT algorithm and to improve the accuracy. 325

#### B. Transformer Accelerators on Hardware

Hardware acceleration for neural networks spans various 327 platforms like ASICs, GPUs, FPGAs, and ACAPs as shown 328 in Table II. ACAP stands out with its high theoretical INT8 329

performance but faces a challenge with its relatively low offchip bandwidth. This requires more design efforts due to the
high computation-to-communication (CTC) ratio on ACAP.
Nevertheless, EQ-ViT incorporates all the listed accelerator and algorithm-hardware co-design features, achieving the
highest computation utilization and the lowest latency for ViT
compared to the existing works.

Hardware Acceleration and Mapping Framework: 337 <sup>338</sup> TensorRT [31] provides a general quantization solution on 339 GPUs. However, TensorRT adopts an implicit quantization 340 policy and faces low INT8 tensor core utilization due to <sup>341</sup> its sequential execution model, i.e., calling each kernel one <sup>342</sup> after another. Herald [37] introduces a heterogeneous system 343 with simultaneous spatial accelerators (accs), allowing for 344 optimization exploration as different accs may have varied 345 CTC ratios. While Herald integrates well-designed accs, 346 EQ-ViT goes a step further by supporting the accs hardware 347 specialization and jointly optimizing accs scheduling and <sup>348</sup> designing. MAGMA [38] proposes an automatic framework 349 for the multitenancy heterogeneous architectures but suffers 350 from significant latency due to the off-chip communication. This is not ideal for scenarios that are sensitive to time. In 351 352 contrast, EQ-ViT customizes on-chip forwarding among any <sup>353</sup> two adjacent accs to optimize the off-chip access. ViA [39] 354 applies a well-customized spatial solution on U50 FPGA, 355 supporting at most two spatial accs, while EQ-ViT explores <sup>356</sup> more accs. FLAT [55] applies a tensor fusion mechanic and 357 a tiling method to reduce the communication in attention-358 based models. CHARM proposes an open-source framework 359 that composes multiple specialized accelerators, but it only 360 supports FP32 data type and falls short of meeting real-time <sup>361</sup> requirements on ACAP. EQ-ViT features a spatial architecture 362 with customized accs. The fine-grained pipeline structure and <sup>363</sup> on-chip data forwarding achieve deterministic low latency.

Algorithm-Hardware Co-Design Acceleration for ViT: ViT 364 <sup>365</sup> architecture works [30], [40], [41] also consider algorithm 366 adaption, e.g., sparsity, to speed up the model inference. ViTCoD [40] efficiently prunes and polarizes attention maps 367 368 to create denser or sparser fixed patterns, reducing atten-369 tion computations. HeatViT [30] employs image-adaptive 370 token pruning and 8-bit quantization to eliminate the model 371 redundancy, resulting in improved on-device throughput. Auto-372 ViT-Acc [41] utilizes network search to tune the quantization 373 choices for the best latency under the frame-per-second 374 (FPS) performance constraints. SSR [42] provides a frame-375 work that explores the latency throughput tradeoff for the 376 transformer-based applications. While enabling the hardware 377 accelerator features, there is a lack of discussion about the 378 algorithm design and the algorithm-hardware co-design fea-379 tures. However, these works have two main limitations.

1) In [40] and [41], the nonlinear operators in ViT models 380 are computed in FP32, leading to significant hardware 381 overhead. HeatViT [30] uses polynomial approximations 382 for GeLU and Softmax, quantizing them into INT8. 383 However, this approach consumes a significant amount 384 of FF/LUT resources due to the exponent "e" in 385 Softmax. EQ-ViT (ours) employs "2" as the exponent, 386 resulting in lower FF/LUT resource usage. 387



Fig. 4. EQ-ViT software/hardware co-design framework.

 Task accuracy degrades. ViTCoD applies uniform pruning pattern to compress the attention matrix, leading to accuracy drops of 0.5%~1%. HeatViT and Auto-WiT-Acc fail to consider the inherent data distribution within ViTs, resulting in inconsistencies between the quantization strategy and the data distribution. In contrast, EQ-ViT introduces a hardware-efficient nonlinear quantization and achieves better task accuracy than the full-precision models through the activation-aware quantization.

## IV. EQ-VIT FRAMEWORK AND ARCHITECTURE 398

In this section, we first illustrate the proposed framework 399 and the EQ-ViT heterogeneous accelerator. We then elaborate 400 on the detailed mapping methodology. 401

## A. EQ-ViT Framework Overview

Our EQ-ViT provides the optimization for the algo- 403 rithm/hardware co-design. In Fig. 4, our framework takes 404 the latency and accuracy requirement and the hardware 405 information from the user. These combined constraints will 406 decide the final quantization strategy by the activation-aware 407 training and mapping strategy through (1)–(7) in Section IV-D. 408 Given an application, our EQ-ViT will conduct activation- 409 aware training and provide accuracy under 32, 16, 8, and 4 410 bits for both the activations and weights. Then, according to 411 the accuracy constraint and the hardware information, EQ- 412 ViT will pick a quantization strategy that meets the accuracy 413 requirement while best fitting the vector processors (AIEs). For 414 instance, Versal VEK280 provides peak performance under 415 the 8 bits×4 bits mode whereas VCK190 provides peak 416 performance under the 8 bits×8 bits mode. Then, we use 417 (1)–(7) to optimize the throughput under the latency constraint 418 and the quantization strategy. If the model quantization is 419 insufficient to target a single board, our work can be used 420 in concert with partitioning approaches to map larger models 421 onto the multiple devices [23]. Our EQ-ViT framework also 422 includes a Python-based code generation toolflow. Based on 423 the generated mapping strategy, it can instantiate the code 424 template to generate the design source files, including ARM 425 CPU host code, FPGA high-level synthesis code, and AIE 426 intrinsic C/C++ code which can be directly compiled and 427 deployed on Versal ACAP. 428

# B. EQ-ViT Heterogeneous Accelerator Overview 429

Fig. 5 shows the overall EQ-ViT architecture on ACAP. It 430 is composed of multiple spatial accelerators with MM units 431



Fig. 5. Proposed EQ-ViT architecture overview.



Fig. 6. Efficient single AIE design.

432 allocated to the AIE region and non-MM units allocated to the 433 PL region. The MM and non-MM units are connected through 434 the PLIO interface. We design specialized MM units for the 435 computation-intensive kernels, e.g., MM, BMM, and Conv by 436 exploring 3-D parallelism on the AIE array. By leveraging the 437 flexibility of the PL region, we implement non-MM units for 438 transpose, Softmax, Layernorm, and GeLu. Based on these 439 building blocks, our proposed EQ-ViT architecture has the 440 following hardware characteristics: 1) we apply spatial archi-441 tecture that multiple accelerators compute different kernels 442 with high AIE utilization at the same time instead of using 443 one unified accelerator and launching it sequentially; 2) to 444 reduce the expensive off-chip memory access, we explore the 445 on-chip data forwarding between different spatial accelerators; 446 and 3) we propose a *fine-grained pipeline* structure within each <sup>447</sup> spatial accelerator to further overlap the execution of nonlinear 448 and element-wise kernels with MMs to reduce latency. The 449 details will be elaborated in Section IV-C.

## 450 C. Hardware Design Methodology

High Utilization Matrix Multiply Design on Single AIE and High Utilization Matrix Multiply Design on Single AIE and High Array: When designing the MM/BMM kernels under High INT8 data type, efficient communication between the SRAM, AIE local memory, and registers is important High PL SRAM, AIE local memory, and registers is important High PL SRAM, AIE local memory, and registers is important High PL SRAM, AIE local memory, and registers are important High PL SRAM, AIE local memory,

In the single AIE level, based on the byte-level flexibility of A59 AIE, we write efficient AIE intrinsic instructions to make full 460 use of the 2 Kb vector register to sustain the 128 MACs/cycle 461 throughput with two 256 bits/cycle load instructions. The 462 128 MACs can be constructed as a  $16 \times 8$  MAC array where 463 the second dimension is the reduction dimension. Under the 464 constraints of 2 Kb vector register as well as the 256 bits/cycle 465 load bandwidth, we customize the 128 MACs into an  $8 \times 8 \times 2$ 



Fig. 7. Data distribution in DeiT-T. (a) A representative normal distribution of the weight of the 12th FC1 layer. (b) Long-tail distribution for attention map.

3D-SIMD instruction. Based on our atomic  $8 \times 8 \times 2$  MAC 466 operation, the execution pipeline of a MM with size  $8 \times 16 \times 4$  467 is shown in Fig. 6. In order to achieve back-to-back issued 468 MAC instructions, we allocate  $8 \times 8$  and  $8 \times 4$  8 bits vector 469 registers and use the double buffer technique to hide the 470 latency of loading from the local memory to the vector 471 registers. After two cycles of preloading the data into AIE 472 registers for the LHS and right-hand-side (RHS) operands, the 473 MAC operations can be issued without the idle cycles. Based 474 on this scheduling, it can also handle the MM with a larger 475 size at the expense of only two preload cycles.

When scaling out to the AIE array, the shape variance of 477 the multiple layers within a transformer block often leads to 478 the hardware underutilization [36], [37], [56]. Thus, for each 479 layer within a transformer block, we design a customized MM 480 unit that perfectly matches the shape of the layer. The number 481 of AIEs utilized in each MM unit are proportional to the total 482 number of operations within the layer. We propose two kinds 483 of MM units as shown in Fig. 5. For AIEs of Type 0 that 484 take both the activation and weights as their operands, we 485 efficiently allocate the AIE local memory to make sure the 486 weight of all the blocks fit and loaded during initialization 487 without further excessive loads. Thus, it saves the PLIO of 488 sending the RHS operands (weights). For the kernels that 489 the weights cannot fit in the AIE local memory or the two 490 operands are both activations (attention batch dot), we map 491 them to AIE design of Type 1. 492

*Element-Wise and Nonlinear Kernel Design:* Element- <sup>493</sup> wise kernels and nonlinear kernels, including Transpose, <sup>494</sup> VectorAdd, Reformat, Softmax, LayerNorm, and GeLU <sup>495</sup> account for less than 2% of the total operations. However, <sup>496</sup> they collectively contribute 40% of the total execution time as <sup>497</sup> shown in Fig. 2. To overlap the latency of these operations with <sup>498</sup> the MM operations, we apply a similar line-buffer methodol- <sup>499</sup> ogy proposed in SSR [42] to enable a fine-grained pipeline. <sup>500</sup> Beyond the proposed method, we further apply quantization to <sup>501</sup> the nonlinear kernels introduced in Section V-C, significantly <sup>502</sup> reducing the number of resources used in the PL. <sup>503</sup>

## D. Hardware Design Optimization

We mathematically formulate a mixed-integer-programming 505 (MIP) [57] optimization problem to guide the design space 506 exploration and determine the hardware resource partitioning 507 and configuration for each spatial accelerator. We denote the 508 number of accelerators and batches as Acc and *B*. The ViT 509

<sup>510</sup> graph is denoted as *G* and the start execution time of each <sup>511</sup> node included in the graph is referred to as  $T_n$ .  $D_{n,m}$  refers to <sup>512</sup> a binary dependency matrix of the nodes in the graph, where <sup>513</sup>  $D_{n,m} = 1$  means node, *m* depends on *n*.  $E_{n,a}$  and  $A_{n,a}$  are the <sup>514</sup> integer and binary matrix variables representing the execution <sup>515</sup> time and allocation map of each node on every accelerator. (2) <sup>516</sup> limits the finish time of every node in batch 1 as the latency of <sup>517</sup> the first batch should meet a certain budget, e.g., *Budget* as 1 <sup>518</sup> ms. The goal is to maximize the overall throughput calculated <sup>520</sup> to only one accelerator and each time one hardware accelerator <sup>521</sup> will only execute one logic node in the graph. The execution <sup>522</sup> order should follow the dependency map (6). The sum of <sup>523</sup> hardware utilization should meet the hardware constraints (7)

524 maximize  $B/\text{Lat}_{all}$  (1)

s.t. 
$$T_n + E_{n,a} \times A_{n,a} \leq \text{Budget } \forall n \in (G_1)$$
 (2)

Lat<sub>all</sub> = 
$$T_n + E_{n,a} \times A_{n,a} \quad \forall n \in (G)$$

$$\Sigma_{a=1}^{\text{Acc}} A_{n,a} = 1 \ \forall n \in G$$
(4)

(3)

528 
$$T_m \ge T_n + E_{n,a} \times A_{n,a} \text{ or } T_n \ge T_m + E_{m,a} \times A_{m,a}$$

529 
$$\forall (n,m) \in G, \forall a \in \operatorname{Acc}, D_{n,m} = 0, A_{m,a} = A_{n,a}$$
(5)

530 
$$T_m \ge T_n + E_{n,a} \times A_{n,a} \ \forall (n,m) \in G, D_{n,m} = 1$$
 (6)

$$\Sigma U_{\{\text{RAM, AIE, PLIO, DSP}\}a} \le HW_{\{\text{RAM, AIE, PLIO, DSP}\}}$$

$$\forall a \in \text{Acc.}$$
(7)

#### V. EQ-VIT ALGORITHM

In this section, we first probe into a comprehensive analysis of the data distribution (weight and activation) of VITs and arrive at several discoveries. Then, we develop activation-aware QAT to quantize ViTs and improve accuracy. Furthermore, we propose INT-Softmax<sub>2<sup>n</sup></sub> and I-GeLU<sub>Imp</sub> to reduce the hardware resources.

# 540 A. Discovery of Data Distribution Within ViTs

<sup>541</sup> *Weight:* Data follows a standard normal distribution <sup>542</sup> [Fig. 7(a)].

Activation: Two key features impact the quantization strat-544 egy, *long-tail distribution* and *channel-wise outliers*.

545 Long-Tail Distribution:

533

Attention Map: The attention map is the feature map of the Softmax output. To preserve the informative message of the Softmax, we plot attention maps in the real and log domain (Fig. 7(b)), which reveals a long-tail distribution. Compared to the uniform quantization (with 8-bit), which assigns only one bin to such a large number of values, the log2 method has more resolution (24 bins) to cover this data range. This indicates that the low-bit log2 method plays an ideal quantization choice.

554 Channel-Wise Outliers:

Large Interchannel Variations in the Residual Link Addition: As shown in Fig. 8(b), the channel-wise ranges in ViTs exhibit more significant fluctuations than in ResNets. As the channels with outliers require larger scales than the others, using common quantization methods like the layer-wise quantization with the same parameters for all the channels would result in an unacceptable quantization error. *Systematic and Fixed Outliers:* Although outliers appear 562 in every sequence, they are concentrated in fixed channel 563 dimensions of the residual link addition as shown in Fig. 8(a) 564

#### B. Activation-Aware QAT

We propose two novel quantization methods, *long-tail-* <sup>566</sup> *oriented quantization* and *outlier-predictable QAT*. Assuming <sup>567</sup> the bit-width is *b*, the quantizer Q(X|b) can be formulated <sup>568</sup> by mapping a floating-point number  $X \in \mathbb{R}$  to the nearest <sup>569</sup> quantization bin. Among various quantizers, uniform [59] and <sup>570</sup> log2 [60] are typically used. Apart from the special data <sup>571</sup> distribution in Section V-A, we apply the layer-wise uniform <sup>572</sup> quantization on the weights and activations. <sup>573</sup>

1) Long-Tail-Oriented Quantization: Log2Q on Attention 574 Map: Based on Section V-A, we apply Log2Q on the attention 575 map to preserve the informative content as 576

$$\operatorname{Attn}_{Q} = \operatorname{Log2Q}(\operatorname{Attn}|b) = \operatorname{clip}(\lfloor -\log_{2}(\operatorname{Attn}) \rceil, 0, 2^{b} - 1).$$
(8) 578

2) Outlier-Predictable QAT: We propose the outlier- 579 predictable training that obtains the precise channel indices of 580 outliers in the addition of residual links and regularizes scales 581 of outliers with different power-of-two coefficients (PTCs) in 582 channel wise. 583

*PTCs on the Residual Link Quantization:* Given the <sup>584</sup> input activation (token)  $X \in B \times L \times C$  (*B*: batch size, *L*: <sup>585</sup> token/sequence length, *C*: the channel dimension of one token, <sup>586</sup> and the PTC  $r \in \mathbb{N}^C$ , then the quantized activation  $X_Q$  is <sup>587</sup>

$$X_{Q} = Q(X|b) = \operatorname{clip}\left(\lfloor \frac{X}{2^{r}s} \rceil + z, 0, 2^{b} - 1\right)$$
(9) 588

$$s = \frac{\max(X) - \min(X)}{2^{R} (2^{b} - 1)}, \quad z = \operatorname{clip}\left(\left\lfloor -\frac{\min(X)}{\max(X)}\right\rceil, 0, 2^{b} - 1\right)$$
(10) 560

where the outlier channel index is *i*, PTC is  $r \in [2,3,4]$ , *s* is 591 the scaling factor, and *z* is the zero-point. 592

*Outlier-Predictable Training:* It includes three stages: 593 1) initialize the PTC with the full-precision model estimated 594 by three  $\sigma$  method [62]; 2) search for the channel index *i* and 595 the PTC *r* with the  $l_2$  regularization; and 3) fix the index *i* and 596 *r* obtained in stage 2 and fine tune the model. 597

#### C. Nonlinear Operations Quantization

1) INT-Softmax<sub>2<sup>n</sup></sub>: We replace the natural constant e inside 599 the Softmax with the power of 2 [63] with the integer inputs. 600 i represents the *i*th token 601

INT-Softmax<sub>2<sup>n</sup></sub>(X) = 
$$\frac{\exp(X_i)}{\sum_{l=1}^{L} \exp(X_l)} \to \frac{2^{X_i}}{\sum_{l=1}^{L} 2^{X_l}}$$
. (11) 602

*Log2Q With INT-Softmax*<sub>2<sup>n</sup></sub>: Similar to [64], we utilize  $_{603}$ Log2Q on the attention map. We then integrate the power of  $_{604}$ 2 inside the Softmax and the operation can be modified as  $_{605}$ 

$$Attn_Q = \text{Log2Q}(Attn|b)$$

$$= \operatorname{clip} \left[ -\log_2 \Sigma_{l=1}^L 2^{\hat{X}_l} + \hat{X}_i \right|, 0, 2^b - 1.$$
 (12) 607

565



Fig. 8. (a) Channel-wise minimum and maximum values of the second residual link addition in the 9th block of DeiT-T. (b) Channel-wise ranges of the last residual link addition in representative models. (c) Comparison of common INT-Softmax [61] and INT-Softmax $_{2^n}$  in quantized MSA inference.

TABLE III MODEL STRUCTURES OF FOUR DIFFERENT VIT MODELS

Model	#Head	Embed. Dim	Depth	Precision	Model (MB)	MACs (G)
DeiT-T	3	192	12	INT8	5.6	1.3
DeiT-160	4	160	12	INT8	4	0.9
DeiT-256	4	256	12	INT8	7.4	2.1
LV-ViT-T	4	240	12	INT8	6.75	1.6

The exponent function is a crucial component of the Softmax, but its nonlinearity makes it expensive to implement on the hardware. Combined with the Log2 quantization, the Softmax function can be executed with only addition computation and removes division thus can be implemented by LUTs on FPGA is instead of AIEs. As shown in Fig. 8(c), the floating-point exponential calculation of the INT-Softmax<sub>2<sup>n</sup></sub> is replaced with BitShift and addition and keeps integer-only data type.

<sup>616</sup> 2) *I-GeLU<sub>Imp</sub>*: We adapt I-GeLU [65] to a combination <sup>617</sup> with linear kernels and lookup table under INT8 mode, since <sup>618</sup> 1+L(x) is an odd function within the range (0, 2)

G19 I-GeLU<sub>Imp</sub> = 
$$\begin{cases} 0 & \text{if } -(2^8 - 1) \le x \le -3\\ \{0, 0, 0, 0, 1\} & \text{if } x \in \{-2, 1, 0, 1, 2\}\\ x & \text{if } 3 \le x \le 2^8 - 1. \end{cases}$$
(13)

<sup>620</sup> For implementation, we preload the requantized integer value <sup>621</sup> directly on-board as (13).

622

#### VI. Experiment

#### 623 A. Experiment Settings

Application and Training Framework Setup: Our experi-624 625 ments are conducted on the ImageNet-1k [66], Cifar-100, 626 and Cifar-10 [67] datasets in PyTorch 3.8. We use two 627 representative ViTs, DeiT [2], and LV-ViT [68], in Table III. 628 The baseline models with FP32 are obtained from the 629 TorchVision. The outlier-predictable training follows Q-ViT with distribution-guided distillation (DGD) techniques [51], 630 and the training process is executed on four NVIDIA V100 631 632 GPUs. We set stage 1 to 70 epochs and stage 2 to 30 epochs. Hardware Setup: We evaluate EO-ViT the on AMD ACAP 633 VCK190. We compare EQ-ViT with the other SOTA imple-634 635 mentations on CPU, FPGA, and GPU. For each model, we 636 iterate the inference for over 60 s and perform this mea-637 surement ten times to calculate the average inference latency. 638 On CPU, we measure the inference latency on an m6i.large instance from Amazon AWS using Pytorch 2.0.1. The instance <sup>639</sup> has two Intel Xeon 8375C vCPU cores running at 2.9 GHz <sup>640</sup> and thermal design power (TDP) is 300 W. On GPUs, we <sup>641</sup> measure the performance of TensorRT [31] on A10G (8 nm), <sup>642</sup> A100(7 nm), and Jetson AGX Orin (8 nm). We first use onnx <sup>643</sup> 1.14.0 to compile the PyTorch model into the onnx format, <sup>644</sup> then use TensorRT 8.6 and its Python interface to compile the <sup>645</sup> onnx model into the TensorRT engine. To perform the INT8 <sup>646</sup> inference, we enable the *tensorrt.BuilderFlag.INT*8 flag in <sup>647</sup> compilation. The power consumption of the GPUs is measured <sup>648</sup> via NVIDIA-smi [69]. For the CPU and GPU experiments, the <sup>649</sup> PyTorch models are from the meta research [70].

On FPGA, we compare EQ-ViT with HeatViT [30] on 651 AMD Zyng ZCU102 and AMD Alveo U250. We compare EQ- 652 ViT with SSR [42] on the same device VCK190. We measure 653 the power of VCK190 using the AMD board evaluation and 654 management [71]. To be noted, EQ-ViT provides the algorithm 655 and the algorithm/hardware co-design to explore different 656 quantization strategies, e.g., activations 8 bits and weights 657 4 bits (A8W4) without the accuracy loss. We add the new 658 estimated results (est.) in Table IV when using the A8W4 659 quantization on AMD Versal VEK280 which provides  $4 \times 8_{660}$ bits  $\times$  4 bits MAC operations/cycle/AIE over VCK190 with 661 8 bits  $\times$  8 bits precision. Our estimation shows that EO-ViT 662 further reduces the latency by 1.67× using VEK280 over 663 VCK190. This gain can not be achieved without the algorithm 664 and the algorithm/hardware co-design, demonstrating the key 665 new contribution of EO-ViT. 666

## B. ViT Inference Performance and Energy Efficiency Analysis 667

(1) Performance and Energy Efficiency Comparison Among 668 CPU, GPU, FPGA, and ACAP: We apply our EQ-ViT framework to four different ViT applications under the INT8 670 quantization mode and evaluate the on-board implementation 671 on AMD Versal VCK190. We compare EQ-ViT with six works 672 on CPU, GPUs, and FPGAs regarding latency and energy 673 efficiency on the four models in Table IV. Here, we report the 674 performance when setting the latency budget as 1 ms. EQ- 675 ViT DSE finds the optimal throughput design under this 676 latency constraint when the batch size is set to 6. The achieved 677 latencies are 0.56, 0.46, 0.89, and 0.61 ms for the four applica- 678 tions. In contrast, the solutions on other platforms have larger 679

Сомр	COMPARISON OF EQ-VIT AND WORKS ON CFU, GFU, FFGA, AND ACAP IN LATENCY AND ENERGY EFFICIENCY ON FOUR MODELS											
Model	# of Batch	Metric	PyTorch Xeon8375	TensorRT A10G	TensorRT A100	TensorRT Orin	HeatViT ZCU102	HeatViT U250	SSR VCK190	EQ-ViT (ours) VCK190	EQ-ViT (ours) VEK280 (est.)	
			10nm	8nm	7nm	8nm	16nm	16nm	7nm	7nm	7nm	
		Latency (ms)	167.68	1.78	1.84	7.97	32.72	7.3	0.54	0.56	0.33	
DeiT-T	6	FPS (image/sec.)	36	3371	3260	753	183	822	11111	10695	18010	
		Energy.Eff (FPS/W)	3.8	15.8	18.6	17.7	19.4	10.2	213.7	224.7	427.8	
		Latency (ms)	129.01	1.78	1.73	7.92	29.75	6.34	0.50	0.46	0.28	
DeiT-T-160	6	FPS (image/sec.)	47	3371	3468	758	202	946	11976	13187	21702	
	Energy.Eff (FPS/W)	4.9	16.9	20.0	19.0	21.9	12.2	206.8	280	503.5		
		Latency (ms)	294.61	2.07	2.09	10.44	39.33	9.13	0.98	0.89	0.53	
DeiT-T-256	6	FPS (image/sec.)	20	2899	2871	575	153	657	6122	6726	11393	
		Energy.Eff (FPS/W)	2.2	12.5	15.0	13.2	14.7	8.5	102.9	142.8	269.3	
		Latency (ms)	213	2.55	2.54	10.1	43.21	9.36	0.85	0.61	0.37	
LV-ViT-T	6	FPS (image/sec.)	28	2353	2362	594	139	639	7059	9836	16017	
		Energy.Eff (FPS/W)	3	10.6	12.9	13.5	13.5	7.8	115.3	202.8	359.9	

TABLE IV

TABLE V LATENCY COMPARISON BETWEEN ON-BOARD MEASUREMENTS AND MIP MODELING ESTIMATIONS FOR FOUR VIT MODELS

Model	# of AIE	Estimation	On-board	Error Rate
DeiT-T	394	0.58 (ms)	0.56 (ms)	4%
DeiT-160	396	0.48 (ms)	0.46 (ms)	5%
DeiT-256	399	0.92 (ms)	0.89 (ms)	3%
LV-ViT-T	398	0.59 (ms)	0.61 (ms)	-3%

TABLE VI RESOURCE UTILIZATION OF SOFTMAX AND GELU BEFORE VERSUS AFTER EQ-VIT ALGORITHM CHANGES FOR HARDWARE EFFICIENT IMPLEMENTATION ON VCK190

Operations	Softmax [36]	INT-Softmax(ours)	GeLU [36]	INT-GeLU(ours)
REG	62415 (4.17x)	14962	22238 (137x)	162
LUTLogic	94739 (14.48x)	6545	14222 (142x)	100
LUTMem	37668 (18834x)	2	1392 (-)	0
RAM	147 (9.19x)	16	1 (-)	0
DSP	196 (7.00x)	28	128 (-)	0

680 latency and do not meet the latency constraint under the same 681 batch size. For all the four applications, the average latency  $_{682}$  gains are 315.0, 3.39, 3.38, 14.93, 59.5, and  $13.1\times$ , and the 683 gains of energy efficiency are 62.2, 15.33, 12.82, 13.31, 13.5, and  $21.9 \times$  when comparing to the Intel Xeon 8375C vCPU, 685 A10G, A100 GPUs, AMD ZCU102, and U250 FPGAs. We further analyze the latency improvement from the four features (4.2x, 3.4x, 2.3x, and 2.7x) in Section VIII, together achieving 687  $89 \times$  latency reduction from 50 ms using the FP32 model 688 with CHARM to 0.56 ms using the INT8 model with EQ-689 ViT on VCK190. We also applies the int8 GEMM solution 690 <sup>691</sup> proposed by [35]. For DeiT-T with batch equals 6, it achieves 692 12.1 ms latency as it only implement a monolithic accelerator 693 and requires the weights and activation to be accessed from 694 the off-chip memory. By applying the on-chip data forwarding, 695 fine-grained pipeline and multiple spatial accelerators, EQ-ViT 696 achieves  $21.6 \times$  performance improvement.

(2)Analytical Model Versus EQ-ViT **On-Board** 697 698 Implementation: We evaluate the latency of the four ViT 699 models on AMD Versal VCK190 and compare them with 700 the proposed MIP modeling. Guided by the MIP, all the four cases utilize over 98.5% AIE. The error rate in percentage 701 702 refers to the difference between the estimated latency by MIP 703 and our real on-board implementation. On average, the MIP 704 modeling achieves a high prediction accuracy and has less <sup>705</sup> than 4% error rate as shown in Table V.



Fig. 9. Latency and throughput tradeoff comparison between EQ-ViT on VCK190 and TensorRT on A10G GPU.

(3) The Effect of Batch Size on Latency-Throughput Tradeoff: 706 We can leverage the MIP-based analytical model to perform 707 the latency-throughput tradeoff in EQ-ViT, e.g., find the 708 designs that achieve the highest throughput under the latency 709 constraints. Fig. 9 shows the latency-throughput Pareto fronts 710 of EQ-ViT on VCK190 and TensorRT on A10G GPU. EQ- 711 ViT achieves a better Pareto front than that of GPU. 712

(4) Resource Utilization Before Versus After EQ- 713 ViT Hardware-Efficient Algorithm Adaption for Two Non-MM 714 Kernels Softmax and GeLU: We compare the hardware uti-715 lization of the optimized Softmax and GeLU implementation 716 with the previous FP32 design reported in CHARM [36]. We 717 normalize the number of processing units to 16, the same as 718 the implementation in CHARM. As shown in Table VI, we 719 normalize one URAM as eight BRAM and report the total 720 number of RAM used in both the designs. For the Softmax 721 layer, since we replace the resource-demanding operations, 722 i.e., exponential and division, we saved the number of DSP 723 and LUT by 7.0 and 14.48 $\times$ , respectively. Instead of using 724 the double buffer technique applied in CHARM [36], by using 725 the streaming pipelined architecture within this kernel, we 726 save the LUTMem by  $18834 \times$  and total RAM by  $9.19 \times$ . For 727 the GeLU kernel, with the LUT optimization, it no longer 728 consumes LUTMem, RAM, and DSP and reduces REG and 729 LUT by 137 and  $142\times$ . We show the overall implementation 730 layout of DeiT-T in Fig. 10 containing ten MM units and non- 731 MM modules, including AXI DMA, Transpose, and nonlinear 732 kernels. 733

(5)Can We Leverage EQ-ViT When Model Sizes Do Not 734 Fit On-Chip? If a model can not fit on a single board, we can 735



Fig. 10. EQ-ViT implementation layout on VCK190 with kernels highlighted in the FPGA and AIE portion of ACAP.

TABLE VII Comparison of the Top-1 (%) Accuracy With SOTA Methods on Multiple Datasets

		0.17											
Model	EP32	PIQ						QAT					
	11.52	MinMax	EMA	Percentile	OMSE	FQ-ViT	LSQ	Q-ViT*	EQ-ViT				
	ImageNet Dataset												
DeiT-T	72.2	70.9	71.2	71.5	71.3	71.6	71.5	73.6	74.5				
DeiT-160	68.1	67	67.6	67.8	67.9	68	67.9	70.1	70.5				
DeiT-256	77.2	72.5	72.5	74	72.4	76.6	75.9	77.6	78.2				
LV-ViT-T	79.1	75.4	75.4	76.9	75.3	77.4	78.7	80.1	80.5				
Cifar-100 Dataset													
DeiT-T	85.6	85	85.1	85.3	85.1	85.4	85.3	86.2	86.6				
DeiT-160	83.5	83	83.3	83.3	83.4	83.5	83.5	84.4	84.4				
DeiT-256	87.1	85.8	85.9	86.5	85.7	87	86.9	88	88.3				
LV-ViT-T	88.1	87.3	87.4	87.5	87.2	88.1	88.4	89.2	89.5				
				Cifar-10 I	Dataset								
DeiT-T	97.8	97.5	97.6	97.5	97.4	97.8	97.7	98.1	98.3				
DeiT-160	96.3	96.1	96.2	96.3	96.1	96.4	96.5	96.9	96.9				
DeiT-256	98.1	98	98	98.3	97.9	98.1	98	98.7	98.9				
LV-ViT-T	98.7	98.6	98.6	98.7	98.5	98.8	98.6	99.2	99.4				
Note: * ind	licates	our repro-	duced r	esults with	quantize	ed nonlin	ear op	erations f	or a fair				

comparison; And all the models (except FP32) are quantized into 8-bit precision.

<sup>736</sup> leverage EQ-ViT to explore how the model is most effectively <sup>737</sup> partitioned onto the multiple devices, which is our future work.

#### 738 C. Inference Accuracy Comparisons

We compare EQ-ViT accuracy with the popular PTQ methods [59], [72], [73] and the SOTA QAT methods [51], [74]. For the sake of fairness, we reproduced the results of Q-ViT with quantized GeLU and Softmax.

Image Classification on Multiple Datasets: (1) ImageNet. 743 744 Recent SOTA methods for PTQ suffer a significant drop in <sup>745</sup> accuracy up to 3.8% (Table VII). In contrast, ours can enhance 746 the task accuracy up to 2.4% over the baseline by minimizing 747 the quantization errors and removing the model redundancy. While the SOTA QAT method, Q-ViT, has made strides in 748 749 correcting information distribution within ViT models, it still 750 relies on the floating-point computations for Softmax and GeLU, making it challenging for the practical and efficient 751 752 hardware deployment. In contrast, EQ-ViT leverages activation 753 flow fitting and optimization to achieve an additional accuracy 754 boost of 0.4%~0.9% over O-ViT. Furthermore, EO-ViT sup-755 ports efficient implementation on ACAP. (2) Cifar-100 and 756 Cifar-10. We extend results on the Cifar datasets to showcase 757 our validation. For the Cifar-100 dataset, EQ-ViT can enhance <sub>758</sub> accuracy up to 1.4% and achieve 0.3%  $\sim$  0.4% higher 759 accuracy than Q-ViT. For the Cifar-10 dataset, EQ-ViT can enhance accuracy up to 0.8%, and reach 0.2% higher accuracy 760 than Q-ViT. Q-ViT introduces DGD distillation to distill the 761 knowledge from the larger-size ViT to the smaller-size one, 762 which is integrated into our training setting. Notably, EQ-ViT 763 also surpasses the Q-ViT accuracy under the same training 764 conditions. 765

## VII. GENERALITY DISCUSSION AND 766 MICROARCHITECTURE INSIGHTS 767

EQ-ViT performance improvements over the prior solutions come from two folds as follows. 769

- Software Aspect: EQ-ViT accelerator mapping and 770 optimization techniques that fully leverage all the het-771 erogeneous microarchitecture features on ACAP. For 772 those, we explain how different optimization techniques 773 included in EQ-ViT contribute to the performance 774 improvements and discuss whether and how those 775 optimizations can be applied on the other platforms, 776 including FPGA and GPU.
- Hardware Aspect: The heterogeneous microarchitecture 778 features from ACAP that provide flexible mapping 779 features to be applied on such architecture. Specifically, 780 those EQ-ViT mapping features that can not be ported 781 to FPGAs or GPUs reflect the corresponding architecture 782 limitations on FPGAs or GPUs. 783

*Quantization:* The performance gain from quantization 784 comes from two parts: 1) the improved peak computation 785 throughput and 2) the reduced off-chip data access. Especially, 786 if the model size after quantization gets across a threshold and 787 the weights can fit on-chip, there will be a huge improvement 788 since all the intermediate data can be forwarded on-chip. 789

Accelerators on FPGA and ACAP can fully benefit from 790 quantization, whereas GPU can not. Current GPU frameworks, 791 e.g., TensorRT, can not fully cache intermediate data across 792 different kernel function calls unless the users explicitly 793 rewrite multiple kernels into one kernel (fusion). Another GPU 794 software limitation is the implicit quantized kernels. In our 795 GPU profiling for quantized models, TensorRT generates a 796 mixed precision model, where the BMM kernels are computed 797 in FP32 and not in IN8. If we can quantize the BMM, Softmax, 798 LayerNorm, and transpose kernels in GPU, the hypothetical 799 latency of DeiT-T on A10G GPU can be reduced to 1.05 ms, 800 which is  $1.9 \times$  when compared to the EQ-ViT latency. 801

*On-Chip Forwarding:* By applying on-chip forwarding, <sup>802</sup> activations of the models can be kept inside the accelerator <sup>803</sup> chip to reduce the off-chip communication. This technique has <sup>804</sup> been applied to the Versal ACAP and FPGA platforms. On <sup>805</sup> ACAP, applying this technique gives 3× latency reduction. <sup>806</sup>

For GPU, the on-chip forwarding is limited compared to <sup>807</sup> FPGA or ACAP. The flexibility in PL logic in FPGA and <sup>808</sup> ACAP allows multiple accelerators to communicate with each <sup>809</sup> other with arbitrary data forwarding per the user's control. In <sup>810</sup> GPU, shared memory can be explicitly controlled by the user. <sup>811</sup> However, one shared memory in one stream multiprocessor <sup>812</sup> (SM) can not directly forward the data to the other shared <sup>813</sup>

TABLE VIII

COMPARISONS OF FPGA, GPU, AND ACAP WITH SOTA FRAMEWORK IMPLEMENTATIONS (IMPL.) AND EQ-VIT OPTIMIZATIONS

Mapping features	FPGA+SOTA	FPGA+EQ-ViT	GPU+ SOTA	GPU+EQ-ViT	ACAP+SOTA	ACAP+EQ-ViT
Mapping leatures	Impl. (HeatViT)	Optimizations	Impl. (TensorRT)	Optimizations	Impl. (CHARM)	Optimization
Quantization	yes	yes	partial	partial ->yes	no	yes (4.2x)
On-Chip Forwarding	no	yes	no	arch limit	no	yes (3.4x)
Multi Spatial Accelerators	no	yes	no	arch limit	yes	yes (2.3x)
Fine-grained Pipelining	no	yes	no	arch limit	no	yes (2.7x)
Utilize AI-optimized PEs	no	arch limit	yes	yes	yes	yes
Estimated latency after EQ-ViT	7.3ms	3.9ms	1.8ms	1.05ms	50ms (1x)	0.561ms (89x)

<sup>814</sup> memory in another SM. It has to go through the off-chip DDR <sup>815</sup> or HBM. This is the microarchitecture limitation on GPU.<sup>2</sup>

Multiple Spatial Accelerators: On FPGA and ACAP Platforms, compared with sequentially called one unified accelerator, the spatially called multiple accelerators can reach higher hardware utilization as each hardware accelerator has sea smaller hardware resources and can be specialized for the kernel.

In GPUs, horizontal fusion [76], [77] is motivated by similar 822 823 reasons, i.e., using multiple kernels running at the same time instead of launching kernels sequentially. The key idea is 824 allocate different groups of SM working simultaneously 825 to whereas each SM group works on one type of the kernel. 826 827 However, such multiple spatial accelerators in GPU have less flexibility than in FPGA and ACAP. The partition in 828 829 GPU is in the SM granularity, therefore, different hardware 830 resources, i.e., computation processing elements (PEs), and 831 on-chip storage across different accs have a fixed ratio. In 832 FPGA and ACAP, PL provides users with full flexibility to 833 partition computation PE (DSPs, LUT, and AIEs) and on-834 chip storage (BRAM and URAM) with arbitrary ratios across 835 different accs.

Fine-Grained Pipelining: Applying the fine-grained pipelin-836 837 ing enables execution overlap among the accelerators, and 838 leads to higher resource utilization and lower latency. Fine-<sup>839</sup> grained pipelining can be easily implemented in FPGA and <sup>840</sup> ACAP, on the contrary, it is not easily implemented on GPUs. We analyse the DeiT-T inference on A10G, if we can hack <sup>842</sup> all the BMM kernels to be computed in INT8, the latency <sup>843</sup> reduces from 1.8 to 1.05 ms, however, this can not be further <sup>844</sup> reduced. The 1.05 ms latency includes MM kernels at 0.78 ms <sup>845</sup> and non-MM kernels at 0.27 ms. Unlike ACAP, which allows 846 full programmability and flexibility to allow AIE and FPGA 847 within the ACAP SoC to run simultaneously, the current 848 GPU programming model does not allow the simultaneous 849 execution between the GPU Tensor cores and GPU CUDA 850 cores.

## VIII. SUMMARY AND CONCLUSION

851

We summarize our generality discussion in Table VIII. The FPGA platforms are highly flexible and support most of the EQ-ViT optimization methods. Without the AI-optimized PE like tensor cores or AI engine, the computing capability limits the performance of FPGAs. <sup>856</sup> GPUs have the highest theoretical throughput and bandwidth, but the relatively fixed architecture limits their performance in latency-critical situations. The ACAP platform has both the flexibility and AI-optimized PE, thus reaching the lowest latency with the optimization of EQ-VIT.

This implies interesting research questions, e.g., what <sup>863</sup> other kinds of applications will let ACAP, a combination <sup>864</sup> of FPGA and AI-optimized SoC achieve the better of both <sup>865</sup> the worlds? Shall we introduce FPGA or reconfigurable <sup>866</sup> architecture in broader GPU architecture to improve the <sup>867</sup> latency? If FPGA is too fine grained, what is the least <sup>868</sup> reconfigurability needed in the future architecture to balance <sup>869</sup> the performance and adaptability? We leave these in our future <sup>870</sup> work. <sup>871</sup>

#### REFERENCES

- A. Dosovitskiy et al., "An image is worth 16x16 words: Transformers 873 for image recognition at scale," in *Proc. ICLR*, 2021, pp. 1–22.
- [2] H. Touvron et al., "Training data-efficient image transformers & distillation through attention," in *Proc. 38th ICML*, 2021, pp. 10347–10357.
  [3] Z. Liu et al., "Swin transformer: Hierarchical vision transformer using 877
- shifted windows," in *Proc. ICCV*, 2021, pp. 1–14. 878 [4] N. Carion et al., "End-to-end object detection with transformers," in 879
- [4] N. Carion et al., "End-to-end object detection with transformers," in 879 Proc. ECCV, 2020, pp. 213–229.
- [5] X. Zhu, W. Su, L. Lu, B. Li, X. Wang, and J. Dai, "Deformable 881 DETR: Deformable transformers for end-to-end object detection," in 882 *Proc. ICLR*, 2020, pp. 1–16.
- [6] H. Chen et al., "Pre-trained image processing transformer," in *Proc.* 884 *CVPR*, 2021, pp. 12299–12310.
- [7] L. Zhou et al., "End-to-end dense video captioning with masked sse transformer," in CVPR, 2018, pp. 8739–8748.
- [8] W. Wang et al., "Pyramid vision transformer: A versatile backbone 888 for dense prediction without convolutions," in *Proc. ICCV*, 2021, 889 pp. 548–558.
- [9] K. Han, A. Xiao, E. Wu, J. Guo, C. Xu, and Y. Wang, "Transformer in 891 transformer," in *Proc. NeurIPS*, 2021, pp. 1–14.
- H. Cao et al., "Swin-unet: Unet-like pure transformer for medical image segmentation," 2021, arXiv:2105.05537.
- [11] M. Rafie. "Autonomous vehicles drive AI advances for edge computing." 2021. [Online]. Available: https://www.3dincites.com/2021/07/ autonomous-vehicles-drive-ai-advances-for-edge-computing/ 897
- [12] (CERN, Geneva, Switzerland). Colliding Particles Not Cars: CERN'S 898 Machine Learning Could Help Self-Driving Cars. (2023). Accessed: 899 Jan. 25, 2023. [Online]. Available: https://home.cern/news/news/ knowledge-sharing/colliding-particles-not-cars-cerns-machine-learningcould-help-self 902
- W.-H. Ko, U. Ghosh, U. Dinesha, R. Wu, S. Shakkottai, and D. Bharadia, 903
   "EdgeRIC: Empowering realtime intelligent optimization and control in 904
   nextG networks," 2023, arXiv:2304.11199.
- G. Feng et al., "RisGraph: A real-time streaming system for evolving graphs to support sub-millisecond per-update analysis at millions ops/s," 907 in *Proc. SIGMOD*, 2021, pp. 513–527.
- [15] Y. Li et al., "EfficientFormer: Vision transformers at mobileNet 909 speed," in Proc. 36th Adv. Neural Inf. Process. Syst., 2022, pp. 1–16. 910
- [16] Y. Li et al., "Rethinking vision transformers for mobilenet size and 911 speed," 2022, arXiv:2212.08059. 912

<sup>&</sup>lt;sup>2</sup>On-chip forwarding between SMs can not be implemented on Nvidia GPUs before ampere generation. However, as the successor of ampere architecture, the Hopper architecture uses distributed shared memory (DSMEM) [75], enabling fast communication between the shared memory and potentially providing more flexibility in on-chip forwarding among SMs on GPUs.

- 913 [17] Y. Nagamatsu, F. Sugai, K. Okada, and M. Inaba, "Basic implementation of FPGA-GPU dual SOC hybrid architecture for low-latency multi-DOF
- robot motion control," in *Proc. IROS*, 2020, pp. 7255–7260.
   [18] D. Gizopoulos et al., "Architectures for online error detection and
- recovery in multicore processors," in *Proc. DATE*, 2011, pp. 1–6.
- 918 [19] R. Basir et al., "Fog computing enabling industrial Internet of Things:
- State-of-the-art and research challenges," *Sensors*, vol. 19, no. 21,
  p. 4807, 2019.
  P. Koppermann, F. De Santis, J. Hevszl, and G. Sigl, "Low-latency
- P. Koppermann, F. De Santis, J. Heyszl, and G. Sigl, "Low-latency x25519 hardware implementation: Breaking the 100 microseconds barrier," *Microprocess. Microsyst.*, vol. 52, pp. 491–497, Jul. 2017.
- J. Soifer et al., "Deep learning inference service at microsoft," in *Proc. OpML*, 2019, pp. 1–4.
- 926 [22] A. Putnam et al., "A reconfigurable fabric for accelerating largescale datacenter services," *IEEE Micro*, vol. 35, no. 3, pp. 10–22, May/Jun. 2015.
- J. Fowers et al., "A configurable cloud-scale DNN processor for realtime AI," in *Proc. ISCA*, 2018, pp. 1–14.
- 931 [24] N. P. Jouppi et al., "In-datacenter performance analysis of a tensor processing unit," in *Proc. 44th ISCA*, 2017, pp. 1–12.
- <sup>933</sup> [25] N. Jouppi, C. Young, N. Patil, and D. Patterson, "Motivation for and evaluation of the first tensor processing unit," *IEEE Micro*, vol. 38, no. 3, pp. 10–19, May/Jun. 2018.
- <sup>936</sup> [26] N. Jouppi et al., "TPU v4: An optically reconfigurable supercomputer
   for machine learning with hardware support for embeddings," in *Proc.* <sup>938</sup> *ISCA*, 2023, pp. 1–14.
- F. G. de Magalhães et al., "Optical interconnection networks: The need for low-latency controllers," in *Photonic Interconnects for Computing Systems*. Aalborg, Denmark: River Publ., 2022, pp. 73–105.
- 942 [28] M. Miscuglio and V. J. Sorger, "Photonic tensor cores for machine learning," *Appl. Phys. Rev.*, vol. 7, no. 3, Jul. 2020, Art. no. 031404.
- F. P. Sunny, E. Taheri, M. Nikdast, and S. Pasricha, "A survey on silicon photonics for deep learning," *J. Emerg. Technol. Comput. Syst.*, vol. 17, no. 4, pp. 1–57, Jun. 2021.
- 947 [30] P. Dong et al., "HeatViT: Hardware-efficient adaptive token pruning for vision transformers," in *Proc. HPCA*, 2023, pp. 442–455.
- 949 [31] H. Vanholder, "Efficient inference with tensorRT," in *Proc. GPU* 950 *Technol. Conf.*, vol. 1, 2016, pp. 1–24.
- <sup>951</sup> [32] H. Wu, P. Judd, X. Zhang, M. Isaev, and P. Micikevicius, "Integer quantization for deep learning inference: Principles and empirical evaluation," 2020, arXiv:2004.09602.
- <sup>954</sup> [33] "Nvidia Nsight systems." NVIDIA Developer. Accessed: Aug. 22, 2024.
   <sup>955</sup> [Online]. Available: https://developer.nvidia.com/nsight-systems
- 956 [34] "Nvidia TensorRT documentation." Nvidia. [Online]. Available:
   957 https://docs.nvidia.com/deeplearning/tensorrt/developer-guide/index.
   958 html#working-with-int8
- J. Zhuang, Z. Yang, and P. Zhou, "High performance, low power matrix multiply design on ACAP: From architecture, design challenges and DSE perspectives," in *Proc. DAC*, 2023, pp. 1–6.
- J. Zhuang et al., "CHARM: Composing heterogeneous accelerators for matrix multiply on versal ACAP architecture," in *Proc. FPGA*, 2023, pp. 153–164.
- 965 [37] H. Kwon et al., "Heterogeneous dataflow accelerators for multi-DNN workloads," in *proc. HPCA*, 2021, pp. 71–83.
- 967 [38] S.-C. Kao and T. Krishna, "MAGMA: An optimization framework for mapping multiple DNNs on multiple accelerator cores," in *Proc. HPCA*, 2022, pp. 814–830.
- 970 [39] T. Wang et al., "ViA: A novel vision-transformer accelerator based
  971 on FPGA," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*,
  972 vol. 41, no. 11, pp. 4088–4099, 2022.
- 973 [40] H. You et al., "VITCoD: Vision transformer acceleration via dedicated algorithm and accelerator co-design," in *Proc. HPCA*, 2023, pp. 1–14.
- 975 [41] Z. Lit et al., "Auto-ViT-acc: An FPGA-aware automatic acceleration framework for vision transformer with mixed-scheme quantization," in
- Proc. FPL, 2022, pp. 109–116.
  J. Zhuang et al., "SSR: Spatial sequential hybrid architecture for latency throughput tradeoff in transformer acceleration," in *Proc. FPGA*, 2024,
- throughput tradeoff in transformer acceleration," in *Proc. FPGA*, 2024,
   pp. 55–66.
   pp. 121
   pp. 62–66.
- [43] Z. Zong, G. Song, and Y. Liu, "DETRs with collaborative hybrid assignments training," in *Proc. ICCVW*, 2023, pp. 6748–6758.
- 983 [44] W. Lv et al., "DETRs beat YOLOs on real-time object detection," 2023, arXiv:2304.08069.
- 985 [45] A. Vaswani et al., "Attention is all you need," in *Proc. NeurIPS*, 2017, pp. 1–15.
- <sup>987</sup> [46] Z. Dong, Z. Yao, A. Gholami, M. Mahoney, and K. Keutzer, "HAWQ:
   <sup>988</sup> Hessian aware quantization of neural networks with mixed-precision,"
   <sup>989</sup> in *Proc. ICCVW*, 2019, pp. 293–302.
- 990 [47] Y. Li et al., "BRECQ: Pushing the limit of post-training quantization by block reconstruction," 2021, *arXiv:2102.05426*.

- [48] A. H. Zadeh et al., "GOBO: Quantizing attention-based NLP models 992 for low latency and energy efficient inference," in *Proc. 53rd MICRO*, 993 2020, pp. 811–824. 994
- [49] T. Dettmers, M. Lewis, Y. Belkada, and L. Zettlemoyer, "LLM.int8(): 995
   8-bit matrix multiplication for transformers at scale," *Proc. NeurIPS*, 996
   vol. 33, 2021, pp. 28089–28154. 997
- [50] Z. Yao, R. Yazdani Aminabadi, M. Zhang, X. Wu, C. Li, and 998 Y. He, "ZeroQuant: Efficient and affordable post-training quantization for large-scale transformers," in *Proc. NeurIPS*, vol. 35, 2022, 1000 pp. 1–24. 1001
- [51] Y. Li et al., "Q-ViT: Accurate and fully quantized low-bit vision 1002 transformer," in *Proc. NeurIPS*, vol. 34, 2022, pp. 28092–28103. 1003
- [52] T. Chen et al., "Chasing sparsity in vision transformers: An end-to-end 1004 exploration," in *Proc. NeurIPS*, vol. 34, 2021, pp. 19974–19988. 1005
- [53] M. Zhu, Y. Tang, and K. Han, "Vision transformer pruning," 2021, 1006 arXiv:2104.08500.
- [54] S. Yu et al., "Unified visual transformer compression," in *Proc. Int. Conf.* 1008 *Learn. Represent.*, 2022, pp. 1–17. 1009
- [55] S.-C. Kao, S. Subramanian, G. Agrawal, A. Yazdanbakhsh, and 1010 T. Krishna, "FLAT: An optimized dataflow for mitigating attention 1011 bottlenecks," in *Proc. ASPLOS*, 2023, pp. 1–17. 1012
- [56] X. Zhang et al., "DNNExplorer: A framework for modeling and 1013 exploring a novel paradigm of FPGA-based DNN accelerator," in *Proc.* 1014 *ICCAD*, 2020, pp. 1–9.
- [57] M. S. Bensaleh et al., "Optimal task scheduling for distributed cluster 1016 with active storage devices and accelerated nodes," *IEEE Access*, vol. 1017 6, pp. 48195–48209, 2018.
- [58] D. Hendrycks and K. Gimpel, "Gaussian error linear units (GELUs)," 1019 2016, arXiv:1606.08415.
- [59] B. Jacob et al., "Quantization and training of neural networks for 1021 efficient integer-arithmetic-only inference," in *Proc. CVPR*, 2018, 1022 pp. 2704–2713. 1023
- [60] J. Cai, M. Takemoto, and H. Nakajo, "A deep look into logarithmic 1024 quantization of model parameters in neural networks," in *Proc. 10th* 1025 *IAIT*, 2018, pp. 1–8.
- [61] Y. Lin, T. Zhang, P. Sun, Z. Li, and S. Zhou, "FQ-ViT: Post-training 1027 quantization for fully quantized vision transformer," in *Proc. IJCAI*, 1028 2022, pp. 1173–1179.
- [62] W. contributors. "68–95–99.7 rule." Wikipedia. 2022. [Online]. 1030 Available: https://en.wikipedia.org/wiki/68 1031
- [63] G. C. Cardarilli et al., "A pseudo-softmax function for hardware- 1032 based high speed image classification," *Sci. Rep.*, vol. 11, Jul. 2021, 1033 Art. no. 15307. 1034
- [64] W. Wang, S. Zhou, W. Sun, P. Sun, and Y. Liu, "SOLE: Hardware- 1035 software co-design of softmax and layerNorm for efficient transformer 1036 inference," in *Proc. IEEE/ACM Int. Conf. Comput. Aided Design* 1037 (*ICCAD*), 2023, pp. 1–9. 1038
- [65] S. Kim, A. Gholami, Z. Yao, M. W. Mahoney, and K. Keutzer, "I-BERT: 1039 Integer-only bert quantization," in *Proc. Int. Conf. Mach. Learn.*, 2021, 1040 pp. 5506–5518. 1041
- [66] J. Deng, W. Dong, R. Socher, L.-J. Li, K. Li, and L. Fei-Fei, "ImageNet: 1042 A large-scale hierarchical image database," in *Proc. CVPR*, 2009, 1043 pp. 248–255. 1044
- [67] A. Krizhevsky, "Learning multiple layers of features from tiny images," 1045 Dept. Comput. Sci., Univ. Toronto, Toronto, ON, Canada, Rep. TR-2009, 1046 2009. 1047
- [68] Z. Jiang et al., "All tokens matter: Token labeling for training better 1048 vision transformers," 2021, arXiv:2104.10858. 1049
- [69] "System management interface SMI | NVIDIA developer," Nvidia. 1050 [Online]. Available: https://developer.nvidia.com/nvidia-system- 1051 management-interface 1052
- [70] "ViT Github." Meta. [Online]. Available: https://github.com/ 1053 facebookresearch/deit 1054
- [71] Board Evaluation and Management Tool, AMD/Xilinx, San Jose, CA, 1055 USA, document UG1573, 2023.
- [72] R. Li, Y. Wang, F. Liang, H. Qin, J. Yan, and R. Fan, "Fully quantized 1057 network for object detection," in *Proc. CVPR*, 2019, pp. 2810–2819. 1058
- [73] Y. Choukroun, E. Kravchik, F. Yang, and P. Kisilev, "Low-bit quantization of neural networks for efficient inference," in *Proc. ICCVW*, 2019, 1060 pp. 3009–3018.
- [74] S. K. Esser, J. L. McKinstry, D. Bablani, R. Appuswamy, and 1062 D. S. Modha, "Learned step size quantization," 2019, arXiv:1902.08153. 1063
- [75] "NVIDIA H100 tensor core GPU architecture." Nvidia. [Online]. 1064 Available: https://resources.nvidia.com/en-us-tensor-core 1065
- [76] L. Ma et al., "Rammer: Enabling holistic deep learning compiler 1066 optimizations with {rTasks}," in *Proc. OSDI*, 2020, pp. 881–897. 1067
- [77] A. Li, B. Zheng, G. Pekhimenko, and F. Long, "Automatic horizontal 1068 fusion for GPU kernels," in *Proc. CGO*, 2022, pp. 14–27. 1069