

# OPIMA: Optical Processing-in-Memory for Convolutional Neural Network Acceleration

Febin Sunny<sup>1b</sup>, Amin Shafiee<sup>1b</sup>, Abhishek Balasubramaniam, Mahdi Nikdast<sup>1b</sup>, *Senior Member, IEEE*,  
and Sudeep Pasricha<sup>1b</sup>, *Fellow, IEEE*

**Abstract**—Recent advances in machine learning (ML) have spotlighted the pressing need for computing architectures that bridge the gap between memory bandwidth and processing power. The advent of deep neural networks has pushed traditional Von Neumann architectures to their limits due to the high latency and energy consumption costs associated with data movement between the processor and memory for these workloads. One of the solutions to overcome this bottleneck is to perform computation within the main memory through processing-in-memory (PIM), thereby limiting data movement and the costs associated with it. However, dynamic random-access memory-based PIM struggles to achieve high throughput and energy efficiency due to internal data movement bottlenecks and the need for frequent refresh operations. In this work, we introduce OPIMA, a PIM-based ML accelerator, architected within an optical main memory. OPIMA has been designed to leverage the inherent massive parallelism within main memory while performing high-speed, low-energy optical computation to accelerate ML models based on convolutional neural networks. We present a comprehensive analysis of OPIMA to guide design choices and operational mechanisms. In addition, we evaluate the performance and energy consumption of OPIMA, comparing it with conventional electronic computing systems and emerging photonic PIM architectures. The experimental results show that OPIMA can achieve 2.98× higher throughput and 137× better energy efficiency than the best known prior work.

**Index Terms**—Convolutional neural networks, machine learning (ML) acceleration, photonic memory, processing-in-memory (PIM), silicon photonics.

## I. INTRODUCTION

FOR EMERGING machine learning (ML) models being used across application domains [1], [2], [3], the exponential growth in their computational demands has significantly outpaced the rate of advances in traditional computing architectures [4], [5]. The resulting Von Neumann bottleneck that alludes to the memory wall problem [6], is a critical challenge to overcome, to support modern ML workloads. In response to the limitations posed by the Von Neumann

architecture, various alternative paradigms are being explored by industry and academia. A promising alternate computing paradigm involves in-memory computing or processing-in-memory (PIM) [7]. PIM architectures propose a departure from traditional designs by integrating processing capabilities within the memory subsystem. This integration aims to minimize data movement, reduce latency, and minimize energy consumption associated with processing applications.

Given that dynamic random-access memory (DRAM) is the standard main memory technology today, it is an obvious candidate for PIM. Several prior efforts have focused on architecting DRAM-PIM [8], [9], [10]. However, conventional DRAM-based PIM systems have encountered challenges in achieving high throughput and energy efficiency. These challenges arise primarily due to internal data movement bottlenecks and the necessity for frequent memory refreshes. To address the energy and latency concerns associated with refreshes, nonvolatile memory (NVM) technologies, such as ReRAM [11], [12], spin-transfer torque RAM (STT-RAM) [13], and phase change material (PCM) memories [14], [15], [16], have been considered. However, ReRAM and STT-RAM technologies face fabrication challenges and endurance issues [17], [18]. ReRAM additionally suffers from resistance drift over time, which impacts data readout accuracy [17].

PCMs offer better energy efficiency, bit density, and bandwidth than other NVMs. They can switch between two physical states: 1) amorphous and 2) crystalline. In the context of electrically controlled PCM (EPCM) devices, these phase changes are induced by applying current through microheaters. It is possible to regulate the phase shift from amorphous to crystalline, enabling the creation of multilevel cells (MLCs) to store more data by adjusting the extent of the material's crystallization. However, utilizing the resistance in PCMs to encode data poses challenges as the resistance values that PCMs attain depend nonlinearly on the applied write voltage [19].

To address these challenges, optically programmed PCM (OPCM) cells can be considered [23]. OPCM cells are fabricated with PCM deposited on top of a photonic waveguide and are programmed through laser pulses. Here, in place of resistance, the refractive index of the PCM is the physical property used to represent data. OPCMs can be programmed using laser pulses guided to them through on-chip waveguides. This makes them ideally suited for integration onto silicon photonic platforms. OPCMs are based on silicon photonics, which is an emerging field that integrates photonic systems with electronics. This platform offers several advantages

Manuscript received 6 August 2024; accepted 10 August 2024. This work was supported by the National Science Foundation (NSF) under Grant CNS-2046226, Grant CCF-1813370, and Grant CCF-2006788. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEER-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Febin Sunny.*)

The authors are with the Electrical and Computer Engineering Department, Colorado State University, Fort Collins, CO 80523 USA (e-mail: febinps@colostate.edu; amin.shafiee@colostate.edu; abhishek.balasubramaniam@colostate.edu; mahdi.nikdast@colostate.edu; sudeep@colostate.edu).

Digital Object Identifier 10.1109/TCAD.2024.3446870

over traditional electronic circuits, including high throughput and low energy consumption, for specialized computation tasks [19], [20], [21], [22]. Merging this computational capability with an OPCM main memory could allow for high-speed in-memory computation without the data movement and refresh bottlenecks seen in DRAM-PIM.

In this article, we explore how to architect a photonic main memory, to enable ML acceleration through PIM. We utilize the OPCM-based main memory from [23] as the backbone for our architecture and make several changes to it to support PIM. We have named our photonic PIM architecture for ML acceleration, OPIMA.

The novel contributions in this article are as follows.

- 1) Scattering and back reflection-aware OPCM cell design to maximize bit-density and minimize read errors per cell.
- 2) Full system design of an OPCM-based PIM architecture that can operate as a main memory while performing PIM.
- 3) Comprehensive comparison of operational efficiency of OPIMA with state-of-the-art accelerators.

## II. BACKGROUND AND RELATED WORK

Before we discuss our PIM architecture and associated techniques, we review some fundamentals and background on PCMs, OPCM main memories, and photonic computing.

### A. Phase Change Materials

PCMs possess the ability to shift between amorphous and crystalline states, depending on the level of thermal energy applied. This energy must be sufficient to alter the material's temperature to either its melting temperature ( $T_i$ ; for transitioning to the amorphous state) or its crystallization temperature ( $T_g$ ; for shifting to the crystalline state). Transitioning to the amorphous state consumes more energy because its required melting temperature exceeds the crystallization temperature. It should be noted that it is possible to induce partial phase changes within PCMs, creating intermediate states by converting only a fraction of the material to either state. These transitions can be initiated through electrical or optical means. Electrical heating can be provided through PN junctions whereas optically achieving phase changes requires a laser pulse, whose power and duration must be tailored to the material's specific transition energy needs. Common materials used for PCM applications include  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  (GST),  $\text{Ge}_2\text{Sb}_2\text{Se}_4\text{Te}$  (GSST), and  $\text{Sb}_2\text{Se}_3$  [24].

The change in a PCM phase brings with it a change in the electrical and optical properties of the material. PCM's states have different electrical resistances and different optical refractive indices. These differences in characteristics can be leveraged for data representation, including multibit data representation, enabling dense PCM-based memories, and as discussed in this article, PIM architectures.

For EPCM applications, the high-resistance amorphous state is used to represent a binary 0, and the low-resistance crystalline state is used to represent a binary 1. This nonvolatile change in resistance allows the PCM cell to be paired with an access transistor to form a 1T1R EPCM memory cell and




Fig. 1. OPCM memory cells proposed in (a) COSMOS [31], (b) Photonic tensor core [15], and (c) COMET [23]. WG: waveguide; DC: directional coupler; MR: Microring resonator.

a corresponding memory array of these cells, as described in many prior works (e.g., [26], [27], [28], and [29]). However as discussed earlier, EPCM memories face many challenges, such as asymmetric and high write latencies [30], nonlinear response to write voltages, and resistance drift.

OPCM memories rely on shifts in the material's refractive index to modulate optical transmission, enabling data storage and retrieval [24]. A deep understanding of a PCM's optical properties is crucial for the effective deployment of OPCM memories. A significant refractive index contrast, ensuring a clear distinction in optical transmission between phases, is vital for reducing optical signal losses and noise [25], which could otherwise lead to readout errors. Similar to the importance of resistance contrast in EPCM memories, a high refractive index contrast improves the signal-to-noise ratio (SNR) during data readout. This is extremely important not just from a data fidelity standpoint but also from a photonic PIM standpoint, as we must ensure error-free data readouts to ensure error-free calculations in the analog domain where photonic computations occur.

### B. OPCM Memory

A main memory architecture should have the ability to store large amounts of addressable data, which can be effectively retrieved and modified, whenever needed by the computing system. DRAMs achieve this by having row- and column-addressable memory cells, arranged into mats of cells, which in turn get organized into subarrays, and then banks. Collections of banks form memory chips, which are arranged into dual in-line memory modules (DIMMs) or 3-D high bandwidth memory (HBM) architectures. Modern memory addressing schemes and memory controllers expect this style of data storage and management to be interfaced with them. So, it is prudent to consider a similar style of data storage with OPCM memory as well. A few recent works have tackled the challenge of building an addressable OPCM memory [23], [31], which can be used for the DRAM-like memory organization described above.

The work in [31] introduced a straightforward design for a crossbar-based cell, illustrated in Fig. 1(a), in which the OPCM is strategically positioned atop waveguide intersections. This cell design underpins the core of a main memory architecture called COSMOS. In this COSMOS OPCM memory, the mechanism for accessing data is facilitated by specific row and column access signals that operate on distinct optical wavelengths. These signals are required to be activated simultaneously to enable successful write operations within

the memory structure. COSMOS also adopts a subtractive read technique. This method involves initially performing a read operation across an entire subarray. Subsequently, a reset signal is dispatched specifically to the row selected for reading, which clears its contents. Following this reset, the subarray undergoes another read operation. By executing this sequential reading and resetting process, it is possible to extract the data from the intended row. The two obtained readouts are subsequently processed through subtraction at the memory controller. This intricate process, when combined with the assumption that each cell can store up to 4 bits of information, significantly amplifies the bit density achievable by this architecture, presenting a substantial advancement in memory design aimed at enhancing data storage efficiency and capacity. However, this architecture is inherently susceptible to optical crosstalk as the data storage mechanisms end up interfering with one another. It is especially susceptible to thermal crosstalk from write operations from adjacent rows, especially when multibit storage is assumed, as shown in [23].

The work in [15] showcased an OPCM cell, originally devised for photonic tensor core operation, but deserves discussion as it has been used in [32] for their OPCM memory-based ML acceleration work. The architecture has a crossbar structure to allow signals from orthogonal directions to interact with each other, enabling a wavelength-division multiplexing (WDM)-based broadcast and weight computation technique [33]. The OPCM cell itself, however, is placed away from the waveguide crossing and can interact with a wavelength propagating along the horizontal waveguide. So, in effect, each OPCM cell in [15] performs

$$W_{\text{cell}} \times \left[ \frac{\{A, \lambda_1\}}{n} + \frac{\{A, \lambda_2\}}{n} + \dots + \frac{\{A, \lambda_n\}}{n} \right] = W_{\text{cell}} \times A \quad (1)$$

where,  $W_{\text{cell}}$  is the weight stored in the OPCM,  $A$  is the activation value imprinted onto the wavelength  $\lambda_i$ ,  $n$  is the WDM degree (i.e., the number of wavelengths in the WDM batch) that corresponds to the number of cells per row. This operation makes it an excellent MVM engine, with low latency and energy-efficient operation. In addition, this cell [Fig. 1(b)] is compact and solves the interference and crosstalk issues that plague the COSMOS architecture [31] discussed earlier and would appear to be a good candidate for an OPCM-based PIM. However, the architecture is not column addressable, making it not a good choice for memory architecture. To consider this cell for a memory architecture and then a PIM architecture, column addressability to cells is essential.

To address these issues, the work in [23], COMET, designed a row and column addressable OPCM memory cell [Fig. 1(c)], which is also isolated from other cells to avoid data corruption due to crosstalk. This memory cell makes use of GST for data storage, with two MRs acting as the access control, electro-optically. The MRs are electrically tunable using a PN junction and are hence active when they are in resonance (turned on). In this active state, they allow signals propagating through the vertical waveguide on the left to access the OPCM cell. The data are imprinted onto the signal and is passed to the readout waveguide on the right [Fig. 1(c)]. While the

proposed cell is not as compact as the one suggested in [15], it offers more reliable data readouts, without crosstalk-induced errors. Further, the GST in the cell was designed to allow for improved energy efficiency in write operations. The subarray architecture also had provisions to ensure loss correction through intermittent semiconductor optical amplifier (SOA) arrays. There are several desirable characteristics that make COMET a suitable backbone for a PIM architecture, but there are also several challenges, as will be discussed in Section III.

### C. Photonic Computation

The previous subsection discussed the characteristics required to realize an OPCM main memory. In this subsection we discuss principles of photonic computation, which are a precursor to realizing a PIM solution with OPCM memory.

Photonic computation can be performed through either coherent or noncoherent analog computation methods [19]. Coherent photonic computation utilizes the phase of light waves in a controlled manner, enabling the encoding and manipulation (e.g., multiplication) of data via interference patterns. This approach takes advantage of the coherent properties of light, such as phase coherence and superposition, to perform complex mathematical operations rapidly and with high precision. Computing architectures that leverage coherent computing often make use of Mach-Zehnder interferometers (MZIs) for data manipulation through constructive or destructive interference with a single wavelength.

Noncoherent photonic computation, on the other hand, does not rely on the phase information of light, conventionally [33]. Instead, it involves manipulation of the intensity or amplitude of light waves to perform computations, making it less sensitive to phase fluctuations and coherence issues that might affect coherent systems. Noncoherent approaches are simpler in terms of data encoding and more robust as they do not have as many noise sources to deal with. This makes them suitable for a wide range of applications that require optical signal processing, such as image processing and sensor data analysis, and fundamental arithmetic operations. In addition, they allow performing arithmetic operations at a very large scale, through the usage of WDM, making noncoherent photonics an attractive option for MVM and general matrix multiply (GEMM) operations. To leverage WDM signals, the photonic device used in noncoherent computation systems must be wavelength sensitive, which makes wavelength selective MRs popular candidates for the fundamental devices in these architectures.

An MR is an on-chip optical resonator, which resonates when it encounters an optical wavelength that matches its resonant wavelength ( $\lambda_{\text{MR}}$ ). Through tuning mechanisms,  $\lambda_{\text{MR}}$  can be altered, increasing losses to the encountered wavelength, thus enabling amplitude modulation, and hence forming the basis for noncoherent computation. There are two main tuning mechanisms used: 1) thermo-optic (TO) tuning and 2) electro-optic (EO) tuning. Both these mechanisms can change the effective refractive index ( $n_{\text{eff}}$ ) of the bulk of the MR, thereby affecting ( $\lambda_{\text{MR}} = 2\pi n_{\text{eff}}R$ ;  $R$ =MR radius). TO tuning achieves this by heating the MR through microheaters, and EO tuning achieves the same through free carrier injection via a PN junction fabricated across the MR [19].



Several noncoherent computation architecture in prior work [20], [21], [22] rely on MR operation for high throughput, reliable, low energy ML inference acceleration, through the computation technique called broadcast and weight (B&W) [33]. Here, MRs are tuned to reflect a stationary matrix, and vectors are introduced either as amplitude-modulated wavelengths or via a subsequent array of tunable MRs downstream from the initial MR array's output. The interaction of light with the MRs modifies its amplitude to reflect a multiplication operation. Several of these light signals can be summed using a photodetector (PD), achieving  $n$  multiply and accumulate (MAC) operations simultaneously. Here,  $n$  is the WDM degree of the signal and should correspond to the size of the MR array.

From the discussions in Section II-B, the OPCM memory cell in Fig. 1(c) is a potential candidate to be part of noncoherent architectures that perform computation operations. The OPCM cells can represent the stationary matrix/vector element, while the incoming light signal or one of the access control MRs can represent the changing vector. At this point, performing a memory read operation through the OPCM cell will achieve a multiplication operation. However, to achieve effective large-scale noncoherent computation via PIM, several challenges must be addressed, as discussed in the next section.

### III. REARCHITECTING OPCM MAIN MEMORY FOR PIM

In this section, we take a brief look at the COMET OPCM main memory architecture and why it cannot be used as is for effective noncoherent computation within a PIM solution.

The basic architectural component of the COMET main memory architecture is the OPCM memory cell depicted in Fig. 1(c). This memory cell is tiled to form an array, where each cell can be isolated from each other, while access is enabled through a wavelength assigned per column of the memory cells in the array. Row access is provided by turning on the access control MRs through EO tuning, thereby allowing the light signals access to the OPCM cell.  $N \times N$  of these cells can form a subarray and  $S \times S$  of these subarrays form a memory bank. A collection of  $B$  memory banks constitute the main memory.

There are four major challenges that must be overcome to adapt the COMET OPCM memory architecture for PIM.

- 1) Accessing all the cells in the same row across subarrays and banks requires  $B \times S \times N$  wavelengths, which would be too energy- and power-expensive for a main memory of any reasonable size. During data read/write operations, the light signals are given access only to the subarray in which the corresponding row resides. This is achieved through the usage of GST-based waveguide switching, rather than splitting the WDM signal into multiple subarrays unnecessarily. It should be noted that using optical splitters and couplers would essentially multiply the laser power needed, and this must be avoided.
- 2) COMET was architected to enable a power consumption of under 10 W for the main memory operation. This power constraint allows it to operate in a similar

power point to electronic main memory architectures, such as DDR5. However, from a PIM perspective, these choices pose a problem. Having limited access to subarrays, and hence OPCM cells, per read/write operation severely limits the achievable parallelization of computation operations. So, it is necessary to find a solution that enables multisubarray access, without disrupting the optical main memory operation. Note that we cannot rely on increasing WDM degree or splitting signals from the source across multiple subarrays, as this will incur power consumption over the 10 W constraint, reflecting the previous challenge.

- 3) Optical signals can interact with each other in the readout waveguides. Increasing the WDM degree to avoid using splitters carries with it the risk of increased crosstalk and errors, especially when using OPCM cells at higher bit densities. So, careful orchestration of access and readout is necessary to achieve reliable and error-free computations.
- 4) It is also important to consider the impact of bit density per cell on PIM operations. In COMET, a 4-bit per cell bit density was considered to ensure reliable memory operation. This limits possible neural network parameter sizes to 4-bit if there is a need to perform one-shot operations (e.g., multiplications) as discussed at the end of Section II. Careful architectural considerations are needed to handle higher parameter sizes for computation within COMET.

In summary, there are several challenges associated with enabling PIM within an OPCM main memory. In our proposed OPIMA architecture, described in the next section, we address all these challenges via novel and significant alterations to an OPCM main memory architecture, to enable PIM within the memory platform, while still allowing it to retain its core functionality as a main memory solution.

### IV. OPIMA ARCHITECTURE

This section discusses the proposed OPIMA architecture and how it achieves PIM-based ML acceleration.

#### A. Maximizing OPCM Memory Cell Efficiency

The OPIMA architecture is a PIM architecture that significantly expands the capabilities of the COMET main memory architecture. COMET explored how effective refractive index ( $n_{\text{eff}}$ ) and optical absorption ( $\kappa$ ) can be optimized for maximum energy efficiency in OPCM cells. Based on this analysis, the authors had selected GST as the best suited OPCM material for the C-band of frequencies.

In this work, we consider more detailed factors influencing the behavior of OPCM-based memory cells, particularly the unwanted changes in the optical transmission of the cells because of the scattering and back reflection of light when interacting with PCMs. The refractive index of the PCMs in crystalline and amorphous states is significantly higher than the refractive index of the waveguide material. Therefore, the propagating light can be scattered and reflected within the waveguide when interacting with the PCM on top of




Fig. 2. Design-space exploration of GST-based OPCM memory cell. (a) Optical transmission changes due to scattering and back reflections of the light ( $\Delta T_s$ ) in the crystalline state. (b)  $\Delta T_s$  in the amorphous state. (c) Optical transmission contrast between amorphous and crystalline states ( $\Delta T$ ). Observe that for the chosen design point (highlighted with X), the  $\Delta T_s$  for both crystalline and amorphous states is less than 5% while the  $\Delta T$  is at its maximum with 96%.

410 the waveguide. Such a scattering effect leads to unwanted  
411 optical transmission changes at the output of the OPCM  
412 memory cell.

413 To tackle this limitation, we performed a design-space  
414 exploration using GST on top of silicon waveguide to select the  
415 most optimal geometry that offers minimal transmission change  
416 due to light scattering and maximum transmission contrast due  
417 to phase change. To capture the optimal design with minimized  
418 scattering of the light, we use the following model:

$$T_{\text{out}} = T_{\text{in}} - \Delta T_s - P_{\text{abs}} \quad (2)$$

420 where  $T_{\text{out}}$  is the output transmission of the cell,  $T_{\text{in}}$  is the input  
421 power,  $\Delta T_s$  is the optical transmission change due to light  
422 scattering and back reflections, and  $P_{\text{abs}}$  is the total fraction  
423 of the power that is absorbed in the PCM cell (all in dB).  
424 We perform a design-space exploration of the PCM memory  
425 cell to minimize  $\Delta T_s$  to minimize read errors stemming from  
426 the scattering effect of the light. For maximizing data signal  
427 strength,  $\Delta T_s$  must be minimized so that the signal change  
428 due to written data ( $P_{\text{abs}}$ ) is well represented in  $T_{\text{out}}$

$$T_{\text{out}} = (T_{\text{in}} - P_{\text{abs}}) \rightarrow \Delta T_s = 0. \quad (3)$$

430 This model is applicable to both amorphous and crystalline  
431 states of the cell. In addition, the desired OPCM memory cell  
432 should offer: 1) high optical transmission which originates  
433 from the low power absorption in the amorphous state and  
434 2) high absorption and hence low optical transmission in  
435 the crystalline state. Consequently, the optimum design point  
436 should offer minimized light scattering and back reflections  
437 at both crystalline and amorphous states while leveraging  
438 the high controlled optical transmission contrast. Therefore,  
439 the  $\Delta T_s$  and the total optical transmission contrast between  
440 amorphous and crystalline states ( $\Delta T = T_a - T_c$ ) can be used  
441 as a figure-of-merit to find the optimal design for the GST-  
442 based OPCM memory cell. This optimal design should offer  
443 a low  $\Delta T_s$  in the amorphous and crystalline state and a high  
444 optical transmission contrast ( $\Delta T$ ) between amorphous and  
445 crystalline states.

446 The design space exploration results for a 2- $\mu\text{m}$  long  
447 GST cell that we designed are reported in Fig. 2. Observe  
448 that for the design point which offers the highest optical  
449 transmission contrast ( $\Delta T$ ) highlighted in Fig. 2(c), the trans-  
450 mission changes due to light scattering and back reflections




Fig. 3. Architectural overview of OPIMA.

is always less than 5% in the crystalline state [Fig. 2(a)] and  
the amorphous state [Fig. 2(b)]. In addition, GST offers a  
high controlled optical transmission contrast ( $\sim 96\%$ ) for the  
optimal design point shown in Fig. 2(c) which corresponds  
to a width of  $0.48 \mu\text{m}$  and thickness of  $20 \text{ nm}$ . This higher  
contrast in transmission also allows us to program 16 levels  
of transmission per cell, allowing a bit density of 4 bits/cell.

The OPCM memory cell that we designed and optimized  
forms the building block of the OPIMA architecture that is  
designed for efficient data storage and access, as well as for  
performing in-situ multiplication operations. For the sake of  
maintaining row and column addressability, and hence main  
memory operation, we combine this OPCM memory cell with  
double MRs for optical access control.

## B. OPCM Memory Operation

An overview of how OPIMA is designed to operate as a  
memory interfaced with an external general-purpose electronic  
CPU is shown in Fig. 3. A controller unit that handles the  
electro-optical interfacing requirements must reside between  
the CPU and OPIMA, as depicted in the figure. This con-  
troller unit interprets memory commands from the host CPU,  
enabling main memory operation. It also supports data caching  
for read data to be sent to the CPU or data to be written to  
the OPCM memory. In the latter case, the data are encoded  
via optical signals derived from the laser source.

The isolated OPCM cells within OPIMA make read/write  
operations quite straightforward. For both operations, the row  
ID and subarray ID must be deciphered from the physical  
address. Once this has been done, laser signals are sent to




Fig. 4. Memory (a) write and (b) read operation in *OPIMA*; *OPIMA* utilizes multiple read signals simultaneously to perform computation operations. The differences in control flow between a memory read operation and performing in-memory computation are highlighted in (b).

480 the corresponding OPCM bank. The read process [Fig. 4(b)]  
 481 happens as the signal passes through the memory cell and is  
 482 modulated by the OPCM's optical transmission. The read data  
 483 are sent back to the E-O-E controller where it is demodulated  
 484 using an MR array. Then, this data can be translated to the  
 485 electronic domain and passed on to the CPU. The write process  
 486 [Fig. 4(a)] requires much higher energy as it requires inducing  
 487 partial phase transition in the OPCM memory cells. This  
 488 necessitates more laser power to achieve the phase transition  
 489 across multiple OPCM cells, based on the data to be written.

490 During the read and write operations, data integrity is a  
 491 critical concern, especially considering the loss tolerance in  
 492 signal transmission. *OPIMA* incorporates SOAs within and  
 493 outside the banks and subarrays to maintain signal quality. We  
 494 employ row-wise loss-aware signal amplification to counteract  
 495 potential degradation. The banks and subarrays, once designed,  
 496 have constant losses, facilitating this correction approach.

### 497 C. *OPIMA* PIM Architecture

498 As discussed earlier, the optical transmission of an OPCM  
 499 cell modulates the optical signal passing through it. If the  
 500 access control MR is tuned to represent the second parameter,  
 501 the successive modulations from the MR and the OPCM can  
 502 achieve a multiplication operation. However, since we need  
 503 all the MRs in a row to behave identically to facilitate row  
 504 access, it is better to tune the incoming laser signal to represent  
 505 the second parameter. To achieve an accumulate operation, we  
 506 must let two signals of the same wavelength, modulated to  
 507 reflect products, interact with each other. To perform this step,  
 508 we need to involve products from another subarray sharing the

509 same readout waveguide bus. Within the readout waveguide  
 510 bus, these signals interfering with each other generate the  
 511 sums. This is desirable from a PIM perspective but will lead to  
 512 erroneous readouts from a main memory perspective. Hence,  
 513 for achieving this goal and thus realizing the PIM operations  
 514 for ML inference acceleration, we need several architectural  
 515 changes to the main memory architecture, as discussed next.

516 To realize high throughput and error-free PIM operation in  
 517 *OPIMA*, we need to address four major challenges: 1) we  
 518 need to leverage additional mechanisms to increase memory  
 519 access and computation parallelism beyond those offered by  
 520 WDM; 2) reads should be supported from a selected subarray  
 521 or a group of subarrays as needed, without interrupting the  
 522 main memory operation; 3) when simultaneously read out, the  
 523 data from computation outputs and main memory accesses  
 524 must not interfere with each other in an undesirable manner;  
 525 and 4) the architecture should support PIM operations between  
 526 parameters (e.g., CNN weights and activations) of any size,  
 527 irrespective of the specific bit density used in the OPCM cells.

528 1) *Implementing MDM for Improved Parallelism*: To  
 529 address challenge 1), within *OPIMA*, we design the multi-  
 530 bank OPCM memory organization to go beyond WDM and  
 531 additionally use mode-division multiplexing (MDM) to enable  
 532 parallel access across banks [Fig. 5(a)]. MDM involves excit-  
 533 ing higher order modes in an MDM waveguide bus, where  
 534 each of the modes of a wavelength can then be used for  
 535 supporting parallel data transfers and computations. Note that  
 536 multiple wavelengths co-existing in the waveguide bus (WDM)  
 537 provide further parallelism for data transfers and computations.  
 538 Increasing the number of modes comes at the cost of increased  
 539 width of the individual waveguide to allow the higher order  
 540 modes to be excited and propagated, as well as increased  
 541 crosstalk. Thus, determining the optimal number of modes  
 542 (MDM degree) requires a careful tradeoff analysis.

543 We inverse designed photonic mode converters based  
 544 on [34] to exploit the first four modes of TE polarization.  
 545 Compared to conventional mode converters based on tapered  
 546 structures or thickness changes to induce the required index  
 547 changed, the inverse designed mode converters offer a compact  
 548 footprint and minimal loss. Note that exciting more than  
 549 four modes in the waveguide at the same time is physically  
 550 challenging as it requires extremely wide waveguides that  
 551 significantly increase memory area. In addition, higher order  
 552 modes suffer from intermodal crosstalk due to the overlap  
 553 of the modes [35], [36]. Based on our MDM propagation  
 554 analyses, we decided to keep the MDM degree to four, which  
 555 limits the number of banks in the architecture to four. These  
 556 MDM signals can be filtered by mode-sensitive MRs to their  
 557 respective banks and be routed to their respective subarrays  
 558 through GST switches, enabling parallel read/write operations  
 559 across banks. However, there is a need to improve parallelism  
 560 further to achieve higher PIM throughput. In addition, while  
 561 it is technically possible to perform an MAC operation  
 562 by reading from two OPCM cells, this operation will be  
 563 limited to 4-bit parameters under the configuration discussed  
 564 here.

565 2) *Redesigning Banks for Concurrent PIM and Memory*  
 566 *Access*: A memory bank within the *OPIMA* architecture is






Fig. 5. OPIMA’s PIM-specific architecture. (a) OPCM bank organization. (b) Subarray organization within the bank, showcasing grouping, aggregation unit, and computation specific waveguides, coupling MRs, and mode converters (MCs). (c) Subarray group internals; each subarray is equipped with an MDL array for PIM operation independent of main memory operation. (d) Low loss waveguide (wg) crossings designed using inverse design. (e) GST cells used for subarray access control during OPCM main memory operation. (f) OPCM memory cell with EO tuned MRs showcased. (g) OPCM memory array within subarrays, with  $R \times C$  OPCM cells within it.

567 composed of  $R \times C$  OPCM cells [Fig. 5(g)], offering a total  
 568 capacity determined by the product of the number of cells  
 569 and the bit density of each OPCM MLC. To enhance energy  
 570 efficiency, banks are divided into subarrays. The OPIMA  
 571 architecture employs electrically controlled GST-based wave-  
 572 guide switching to facilitate efficient subarray access [Fig. 5(e)],  
 573 markedly reducing the laser power requirements. The GST  
 574 switch introduces minimal losses and is pivotal for the energy-  
 575 efficient operation of the system. We need to make changes  
 576 to this organizational structure and provide additional access  
 577 mechanisms to address challenge 2).

578 Data within OPCMs cannot be sensed in the same manner  
 579 as charge-based storage in DRAM. Accessing data in OPCM  
 580 cells necessitates external laser signals, which must overcome  
 581 several losses in propagation, to be rerouted to the subarrays  
 582 within which the OPCM cell resides. This leads to high  
 583 power consumption, to overcome the losses and the signals  
 584 being split into several destinations. To circumvent this, we  
 585 propose the addition of local laser sources to subarrays, which  
 586 can be triggered as needed for reads. Fortunately, unlike  
 587 OPCM write operations, OPCM read operations are not energy  
 588 intensive [23] and hence we can employ low-power lasers.

589 For OPIMA we opted for low-power microdisk laser (MDL)  
 590 arrays [Fig. 5(c)], which can be integrated with every subarray.  
 591 Each subarray uses  $C$  MDLs in its subarray, reflecting the  
 592 column number per subarray. The laser output from the MDL  
 593 array can be coupled onto the signal input waveguide of the  
 594 corresponding subarray, using directional couplers. Using the  
 595 MDL arrays, we can access any row within a subarray, without  
 596 the involvement of the external laser source which drives the  
 597 main memory operation. In addition, since the MDL arrays are  
 598 independent of each other, multiple of them can be activated  
 599 simultaneously to read from multiple subarrays without having  
 600 to reroute or incur additional losses.

601 Moreover, to ensure that we can read for PIM while  
 602 main memory operations happen in parallel, the subarrays are  
 603 divided into several groups [Fig. 5(b)]. One row of subarrays

604 per group can be employed for PIM at a time, while the rest  
 605 of the subarrays can be used for main memory read/write  
 606 operations. This ensures significant parallelism in MAC oper-  
 607 ations that can be executed simultaneously per bank, offering  
 608 simultaneous solutions to challenges 1) and 2).

609 3) *Reducing Output Interference*: Now that we have sev-  
 610 eral MAC operations being supported simultaneously, we must  
 611 ensure that their results can be aggregated without interfering  
 612 with each other or the main memory readout operations, to  
 613 address challenge 3). It should be noted that the subarrays  
 614 make use of WDM signals which can interfere with each other  
 615 constructively or destructively.

616 To avoid computation signals interfering with memory  
 617 read operations, we employ a series of computation-specific  
 618 waveguides. Computed data are rerouted to the computation  
 619 waveguides rather than the data-out waveguide using cou-  
 620 pling MRs which can be activated alongside the MDL array  
 621 [Fig. 5(c)]. The computation waveguide is used to move the  
 622 data to the aggregation unit in the bank. To prevent losses  
 623 and the computed signal from interfering with orthogonally  
 624 traveling data signals, all the waveguide crossings in the  
 625 computation waveguide have been carefully designed to be as  
 626 leakage-free as possible [Fig. 5(d)].

627 To achieve the optimized waveguide crossing design, we  
 628 used a photonic inverse design technique to minimize the  
 629 loss and crosstalk of the waveguide crossings. The Lumerical  
 630 FDTD solver [37] with the LumOpt [38] inverse design library  
 631 was used to perform the geometry optimization of the wave-  
 632 guide crossings. The optimized geometry of the waveguide  
 633 crossing is shown in Fig. 6. Note that the transmission of the  
 634 fundamental TE mode was used as a figure-of-merit in our  
 635 inverse design optimization of waveguide crossing. We can  
 636 observe from the figure that the inverse-designed waveguide  
 637 crossing offers the maximum transmission at the C-band with  
 638 less than 0.001% of the input optical signal being lost due  
 639 to optical insertion loss. Note that the optimized waveguide  
 640 crossing offers minimal  $-40$  dB of the crosstalk in the C-band.




Fig. 6. Low-loss waveguide crossing designed with inverse design methodology (left) and its loss profile for C-band (right).

641 As the data reaches the aggregation unit, they have to be  
 642 merged. Here again, interference between signals can be an  
 643 issue. As discussed earlier in this subsection, we can make use  
 644 of up to four modes without significant crosstalk between the  
 645 signals. We can reuse the orthogonality of modes here again.  
 646 Each subarray group can be assigned a mode using a mode  
 647 converter (MC), before it merges with the waveguide carrying  
 648 the signals to the aggregation unit's demultiplexer (demux).  
 649 These changes to the architecture solve challenge 3).

650 4) *Addressing Bit Size Mismatches:* OPCM cells within  
 651 the photonic memory can be designed to have different bit  
 652 densities, e.g., 1 bit/cell, 2 bit/cell, 4 bit/cell, etc. However,  
 653 the parameters in an ML model like a CNN can be 32 bits  
 654 in size without quantization. They can also be quantized to  
 655 lower bitwidths, such as 16, 8, or 4 bits to reduce storage  
 656 requirements and to reduce computation latency and energy. In  
 657 scenarios where there is a mismatch between OPCM cell bit  
 658 density and the CNN parameter size (e.g., 4 bits/cell bit density  
 659 with 8-bit CNN parameters), the one-shot multiplication  
 660 operation achieved by reading the OPCM cell, as discussed  
 661 earlier, is not feasible.

662 To support different bitwidth scenarios and tackle challenge  
 663 4), we make use of a time division multiplexing (TDM)-based  
 664 approach. For higher bit densities per cell than 4-bits (i.e., a  
 665 nibble), each nibble will have to interact with every nibble of  
 666 the other parameter. This can be achieved without significant  
 667 loss in throughput because of solutions for challenges 1)–3)  
 668 which offer high parallelism in MAC operations, while the  
 669 signals can stay disentangled from each other. However, we  
 670 still have to perform shift-and-add operations to obtain the  
 671 true results for these operations [39]. These necessary operations  
 672 are facilitated within the aggregation unit [Fig. 5(b)].  
 673 This results in an overall drop in throughput, but facilitates  
 674 flexibility in operation, unconstrained by the OPCM MLC bit-  
 675 density.

676 The aggregation unit is essential to address challenge 4),  
 677 but it also provides some additional benefits. The PD-based  
 678 conversion to the electrical domain acts as a noise filtering  
 679 mechanism. The wavelength-specific PDs offer disentanglement  
 680 from crosstalk between wavelengths, improving SNR  
 681 before the longer transmission to the E-O-E control unit.  
 682 In addition, the parameters can be stored within the SRAM  
 683 cache within the aggregation unit, for additional accumulation  
 684 operations if needed. We also consider 5-bit ADCs so that the  
 685 data can be translated to the electrical domain with any carries  
 686 from the operations. Finally, the readout signals for the MAC  
 687 operations which were generated using low-power MDLs

688 will be regenerated through DACs and vertical cavity surface  
 689 emission lasers (VCSELs) for better fidelity before they reach  
 690 the E-O-E controller which handles further aggregation and  
 691 applies nonlinear activation functions (see Fig. 3) for ML  
 692 inference operations.

#### D. CNN Mapping and Inference in OPIMA

693  
 694 The architectural design choices discussed in the previous  
 695 subsection allow the OPIMA architecture to realize high  
 696 power consumption efficiency and high integrity large-scale  
 697 parallel MAC operations and main memory accesses in the  
 698 optical domain. From a CNN inference perspective, this offers  
 699 two-fold benefits. First, MAC operations are fundamental  
 700 operations in CNNs and OPIMA can perform them with  
 701 high degrees of parallelism. Second, CNNs in general require  
 702 significant storage and data movement between layers, but this  
 703 can be significantly reduced as the processing occurs within  
 704 the memory where model parameters and activation feature  
 705 maps are stored.

706 To leverage the parallelism offered by the PIM substrate in  
 707 OPIMA for CNN inference, we need to efficiently map CNNs  
 708 onto the OPCM arrays. For CNNs, this involves mapping the  
 709 parameters from both convolutional layers and fully connected  
 710 layers. Operations for both types of layers can be mapped into  
 711 MVM operations. For convolutional layers, we adopt an input  
 712 stationary dataflow approach, where the input data can stay in  
 713 its native storage location while we drive the smaller weight  
 714 matrices (decomposed as vectors) through them. Because of  
 715 the large row sizes within the subarrays, we will be able to  
 716 drive several kernels simultaneously. The feature map must be  
 717 divided across subarrays, so that we can access subsequent  
 718 rows of the map from neighboring subarrays. The kernels  
 719 rows which must operate on the feature map can be encoded  
 720 into laser signals through MDL tuning and be introduced into  
 721 the subarrays. In addition, we can achieve several parallel  
 722 MAC operations through in-waveguide interference of WDM  
 723 signals, from multiple subarrays within the same subarray  
 724 group.

725 Let us consider a simple example with a  $2 \times 2$  kernel, a  
 726 feature map ( $F$ ) with a row size of 4 elements, and MDL  
 727 array generating wavelengths  $\{\lambda_1, \lambda_2, \dots, \lambda_C\}$  ( $C$ =number  
 728 of columns per subarray). The kernel can be broken down  
 729 into two vectors and mapped to MDL wavelengths:  $k_1 =$   
 730  $\{k_{00}, k_{01}\} \rightarrow \{\lambda_1, \lambda_2\}$  and  $k_2 = \{k_{10}, k_{11}\} \rightarrow \{\lambda_1, \lambda_2\}$ .  
 731 Similarly the rows in  $F$  can be broken down into vectors  
 732 and mapped to subarrays:  $\{f_{00}, f_{01}, f_{02}, f_{03}\} \rightarrow \text{Subarray}_1$  and  
 733  $\{f_{10}, f_{11}, f_{12}, f_{13}\} \rightarrow \text{Subarray}_2$ . Both subarrays must be within  
 734 the same subarray group to facilitate the MAC operation. If  
 735 we now enable access to the rows containing these vectors  
 736 and simultaneously send the  $k_1$  and  $k_2$  signals from the  
 737 MDLs through the subarrays, we shall obtain the following  
 738 in the common readout waveguide bus  $\{(k_{00} \times f_{00}, k_{10} \times$   
 739  $f_{10}), \lambda_1\}, \{(k_{01} \times f_{01}, k_{11} \times f_{11}), \lambda_2\}$ .

740 Because signals of the same  $\lambda_i$  interfere with each other,  
 741 this in turn generates:  $(k_{00} \times f_{00} + k_{10} \times f_{10}), (k_{01} \times f_{01} +$   
 742  $k_{11} \times f_{11})$ , which is one addition away from generating the  
 743 first element of an output feature map. This addition can be



TABLE I  
OPTICAL LOSS AND POWER PARAMETERS CONSIDERED FOR OPIMA

Loss parameters	Values
Directional coupler loss	0.02 dB [42]
MR drop loss	0.5 dB [43]
MR through loss	0.02 dB [44]
Propagation loss	0.1 dB/cm [45]
Bending loss	0.01 dB/90° [46]
EO tuned MR drop loss	1.6 dB [47]
EO tuned MR through loss	0.33 dB [47]
SOA gain	20 dB
Energy parameters	Values
OPCM read	5 pJ [23]
OPCM write	250 pJ [23]
EPCM write	860 nJ [48]
DRAM access	20 pJ/bit [49]
ADC	24.4 fJ/step [50]
DAC	2.0 pJ/bit [51]

performed at the aggregation unit. The kernel can be moved across the MDL array to reflect the stride operation and further outputs can be obtained. In addition, multiple kernels can be deployed simultaneously over  $F$ , across different wavelengths, reducing overall processing time requirement. This mapping process scales easily with kernel sizes as well, if the kernel sizes do not exceed the subarray row size.

For fully connected layers we opt for a weight-stationary approach. In both cases, the stationary matrix must be distributed across subarrays to ensure parallelism in operations. Once this mapping process is done, OPIMA’s PIM-specific architecture (Fig. 5), as described in this section, can be utilized effectively to achieve inference operation.

## V. EXPERIMENTS

In this section, we discuss the evaluation of the performance of OPIMA for PIM-based CNN inference acceleration. OPIMA adopts a main memory configuration of 4 banks,  $64 \times 64$  subarrays per bank, with  $256 \times 512$  OPCM elements and 256 MDLs per subarray. For evaluating OPIMA we rely on a modified NVMain 2.0 [61] for memory simulation followed by a Python-based performance analyzer, which makes use of the loss and energy parameters from detailed physics simulations and fabricated device characterizations summarized in Table I.

We compare OPIMA against several electronic and optical acceleration platforms along with the current state-of-the-art photonic PIM. For photonic accelerator systems, we consider the work in [32], named PhPIM in our comparison studies, which proposed a PIM adjacent system, and CrossLight [41], a photonic CNN accelerator. CrossLight and PhPIM are modeled using the parameters in Table I, and considering 8GB DDR5 DRAM, with 4800 megatransfers per second (MTS) data transfer rate as its main memory.

We also consider Nvidia P100 GPU (referred to as NP100 in results), AMD EPYC 7742 CPU (referred to as E7742 in results), and Nvidia Jetson ORIN (a low-power embedded GPU for edge AI applications; referred to as ORIN in results), as our electronic platform comparison points. In addition, we consider the ReRAM-based PIM CNN accelerator PRIME [11] for comparison.




Fig. 7. Subarray group selection for OPIMA architecture.

### A. Subarray Grouping

The first experiment explores the OPIMA design space to determine the number of subarray groups, which in turn will determine the number of operations that can be performed per cycle, in OPIMA. This increase in parallelism trades off with the power consumption of the architecture. As the number of groups increases, the complexity of the interface required at the aggregation unit also increases, along with the laser power requirement to perform the operations. Simultaneously, we would like the maximum number of subarray rows to be accessible for main memory operations.

The OPIMA memory organization has 64 rows of subarrays per bank as mentioned earlier, which must be grouped as per the criteria discussed above. While considering the groups, we would like to avoid the extremes, i.e., the case with a single group or the case with each subarray row belonging to an individual group, resulting in 64 groups. A single group severely limits parallelism, and 64 groups imply that all 64 rows will be engaged in PIM operations, essentially preventing any main memory read/write operations.

Fig. 7 shows the normalized power, MAC throughput, and rows available for main memory operation, with changing number of subarray groups ( $x$ -axis). It can be observed that a configuration with 16 groups strikes a balance between achievable compute parallelism with reasonable power consumption and sufficient memory access without starvation. In addition, 16 subarray groups enable the maximum throughput efficiency (MAC/Watt) from OPIMA.

Our earlier analysis on mode conversion pointed to the fact that we can only have a maximum of four modes in our waveguide at the aggregation unit. Since we must rely on four modes only, to meet the demand of 16 groups, the modes can be reused. For enabling mode reuse, we use the same mode converter designs along the computation waveguides [Fig. 5(b)]. In addition, to prevent the same modes from interacting with each other, each of the four modes is assigned a separate multimode waveguide for transferring to the demux unit within the aggregation unit.

### B. OPIMA Power Breakdown

The power consumption breakdown of the resulting version OPIMA is shown in Fig. 8. From this plot we can observe that the maximum power consumption is contributed by the MDL array and the electrical-optical interface, leading to

TABLE II  
VARIOUS MODELS CONSIDERED FOR OPIMA EVALUATION AND THEIR ACCURACY ACROSS QUANTIZATION LEVELS FOR CLASSIFYING THE SPECIFIED DATASETS

Model	Dataset	Accuracy (fp32)	Accuracy (int8)	Accuracy (int4)	Parameter count
Resnet18	CIFAR100 [57]	75.3%	74.2%	72.6%	11584865 (11.6 M)
InceptionV2	SVHN [58]	81.5%	80.8%	75.9%	2661960 (2.6 M)
MobileNet	CIFAR10 [57]	88.2%	87.5%	83.5%	4209088 (4.2 M)
SqueezeNet	STL-10 [59]	92.5%	90.3%	86.5%	1159848 (1.1 M)
VGG16	Imagenette [60]	98.96%	96.25%	93.7%	134268738 (134.3 M)




Fig. 8. Power breakdown for OPIMA architecture.




Fig. 9. Latency breakdown for OPIMA's 4-bit (4b) and 8-bit (8b) variants across the models from Table II.

827 a maximum power consumption of 55.9 W, for both main  
828 memory and PIM operations running simultaneously.

### 829 C. CNN Workload Accuracy and Latency Analyses

830 For workloads we considered four CNN models: 1)  
831 ResNet18 [53]; 2) InceptionV2 [54]; 2) MobileNet [55]; and  
832 4) SqueezeNet [56]. The inference is performed for image  
833 classification of datasets, details of which are provided in  
834 Table II. We have considered 4-bit integer quantization using  
835 TensorRT, as this is the baseline MLC capacity. As the table  
836 shows this level of quantization results in at most 6% loss  
837 in accuracy, in the considered models. But this accuracy drop  
838 is model architecture-dependent, as can be seen in Table II.  
839 To showcase OPIMA's flexibility in handling parameter sizes,  
840 we have also considered 8-bit variants of the same models  
841 (Table II).

842 Before we go into further comparisons, we first analyze  
843 the performance of OPIMA using both the 4-bit and 8-bit  
844 quantized variants of the CNN models. A breakdown of  
845 OPIMA's latency in ms, as it processes these models, is  
846 provided in Fig. 9. Processing latency is the total time for  
847 processing the necessary MAC operations and the aggregation  
848 unit operation, i.e., all in-memory processing operations. The  
849 writeback latency refers to the latency incurred while applying  
850 the nonlinearities and writing back the results, i.e., output  
851 feature maps, back into OPIMA's main memory architecture.

852 It can be observed that writeback is a significant contributor  
853 to latency in OPIMA. The PIM operations can leverage  
854 data within the memory and the high processing parallelism,  
855 leading to remarkably low processing times. However, the  
856 latency for the OPCM write operations needed to make the  
857 output feature maps available within the memory for further  
858 processing far outweighs the latency savings from the PIM  
859 operations. So, even though OPIMA can handle a variety of  
860 parameter sizes, given the OPCM write latencies, it is prudent

861 to rely on 4-bit quantized models, while suffering some loss  
862 in accuracy, if throughput is significantly more important.

863 It can also be observed that OPIMA does not perform  
864 as one would expect for the far smaller InceptionV2 and  
865 MobileNet models when compared to ResNet18. Both models  
866 have higher processing latencies, with MobileNet having  
867 significantly higher processing latency than ResNet18. This  
868 is attributed to the  $1 \times 1$  kernel in these models, which pose  
869 problems for the WDM-based MAC parallelization within  
870 OPIMA. Since the results from these operations do not have  
871 any further accumulation to be performed on them, they  
872 prevent the totality of the subarray row from being used. If  
873 more operations are performed, they will interfere with the  
874 results from the  $1 \times 1$  kernel, leading to erroneous results. So,  
875 when these are encountered, OPIMA loses a significant portion  
876 of its parallel processing capabilities, especially when they are  
877 sequential in the CNN execution graph, like in the case of  
878 InceptionV2. MobileNet, though a larger model, offers higher  
879 parallelization opportunities, and hence performs at a similar  
880 latency, despite being  $\sim 4 \times$  the size of InceptionV2.

881 Similarly, writeback is a significant contributor to overall  
882 latency as discussed earlier. However, this is proportional to  
883 the sizes of the output feature maps generated by the model  
884 and not the computational complexity of the model. This is the  
885 reason MobileNet has lower writeback latency than processing  
886 latency, in comparison, and why InceptionV2 has an overall  
887 lower latency than ResNet18.

888 To further characterize the latency benefits of OPIMA,  
889 we compare it against the latency for the other photonic  
890 computing architectures we have considered, as shown in  
891 Fig. 10. The OPCM-based architectures (OPIMA, PhPIM)  
892 have better performance than CrossLight, because of the  
893 higher parallelism achievable in these architectures. PhPIM  
894 leverages the photonic tensor core operation from [15], along  
895 with an external DRAM acting as the actual main memory.




Fig. 10. Latency breakdown of CNN model inference across photonic architectures OPIMA (O), CrossLight (C), and PhPIM (P), for model-dataset pairs from Table II.




Fig. 11. EPB comparison across architectures.

896 PhPIM has opted for the faster yet energy-intensive electrical  
 897 PCM programming mechanism, but the tensor core operation  
 898 is still in the optical domain. The reprogramming, or writeback  
 899 as we call it for an OPCM PIM, is significantly faster for  
 900 PhPIM. However, OPIMA leverages much higher parallelism  
 901 inherent to a main memory, and available to a PIM archi-  
 902 tecture, enabling faster processing times. In addition, OPIMA  
 903 does not have to access an external DRAM to access data  
 904 needed for processing hence it does not have any external  
 905 data movement latencies associated with its operation. Note  
 906 that the internal data movement latencies are factored into our  
 907 writeback latency.

#### 908 D. Comparison Studies

909 In this section, we compare OPIMA against the various  
 910 photonic and electronic acceleration platforms in terms of  
 911 energy per bit (EPB) and throughput efficiency (FPS/W;  
 912 FPS=frames per second).

913 On average OPIMA achieves  $78.3\times$ ,  $157.5\times$ ,  $1.7\times$ ,  $4.4\times$ ,  
 914  $2.2\times$  and  $137\times$  better performance in terms of EPB over  
 915 NP100, E7742, ORIN, PRIME, CrossLight, and PhPIM,  
 916 respectively, (Fig. 11). It should be noted that P100 can  
 917 outperform OPIMA in terms of raw throughput, especially  
 918 in the case of InceptionV2 and MobileNet, where the GPU  
 919 threads are not constrained by the interference limitations of  
 920 our WDM-based parallelization of operations. But OPIMA  
 921 consumes significantly less power, which also leads to overall  
 922 better throughput efficiency. In terms of FPS/W, OPIMA  
 923 achieves  $6.7\times$ ,  $15.2\times$ ,  $8.2\times$ ,  $5.7\times$ ,  $1.8\times$ , and  $11.9\times$  better  
 924 performance over NP100, E7742, ORIN, PRIME, CrossLight,  
 925 and PhPIM, respectively, (Fig. 12).




Fig. 12. FPS/W comparison across architectures.

It can also be noted that though OPIMA and PhPIM had 926  
 comparable latencies (Fig. 10), OPIMA is able to outperform 927  
 PhPIM in these metrics. This is because of the energy- 928  
 intensive EPCM write processes that accompany PhPIM 929  
 operation (nJ), as opposed to OPIMA’s OPCM reprogramming 930  
 process (pJ). 931

## 932 VI. CONCLUSION

933 In this work, we presented OPIMA, a high throughput,  
 934 low latency, highly energy efficient OPCM PIM architecture.  
 935 OPIMA showcases how an OPCM main memory architecture  
 936 can be rearchitected to achieve photonic PIM. Through device-  
 937 level design to enhance efficiency and various architectural  
 938 innovations, OPIMA compares remarkably against electronic  
 939 and photonic ML acceleration platforms. On average OPIMA  
 940 outperforms the considered architectures by  $83.1\times$  in terms  
 941 of EPB and  $27.5\times$  in terms of FPS/W. It outperforms the  
 942 state-of-the-art photonic PIM architecture PhPIM by  $186\times$   
 943 and  $55.3\times$  in these metrics, while achieving lower average  
 944 latency, across several CNN models. OPIMA also opens the  
 945 door for possible system-level integration of photonic PIM  
 946 with dedicated photonic accelerators, such as those described  
 947 in [20], [21], [22], and [41]. Such a system can benefit from  
 948 both the higher bandwidth that OPIMA’s main memory can  
 949 provide along with computation support through PIM.

## 950 REFERENCES

- 951 [1] N. Patwardhan, S. Marrone, and C. Sansone, “Transformers in the real  
 952 world: A survey on NLP applications,” *Information*, vol. 14, no. 4,  
 953 p. 242, 2023.
- 954 [2] Q. An, S. Rahman, J. Zhou, and J. J. Kang, “A comprehensive review  
 955 on machine learning in healthcare industry: Classification, restrictions,  
 956 opportunities and challenges,” *Sensors*, vol. 23, no. 4, p. 4178, 2023.
- 957 [3] Z. Cao, K. Jiang, W. Zhou, S. Xu, H. Peng, and D. Yang, “Continuous  
 958 self-driving cars using dynamic confidence-aware reinforcement  
 959 learning,” *Nat. Mach. Intell.*, vol. 5, pp. 145–158, Feb. 2023.
- 960 [4] S. Han, H. Mao, and W. J. Dally, “Deep compression: Compressing  
 961 deep neural networks with pruning, trained quantization and Huffman  
 962 coding,” in *Proc. ICLR* 2016, pp. 1–14.
- 963 [5] A. Gholami, Z. Yao, S. Kim, C. Hooper, M. W. Mahoney, and  
 964 K. Keutzer, “AI and memory wall,” 2024, *arXiv:2403.14123*.
- 965 [6] S.-L. Lu, T. Karnik, G. Srinivasa, K.-Y. Chao, D. Carmean, and  
 966 J. Held, “Scaling the memory wall,” in *Proc. IEEE/ACM ICCAD*, 2012,  
 967 pp. 271–272.
- 968 [7] K. Khan, S. Pasricha, and R. G. Kim, “A survey of resource management  
 969 for processing-in-memory and near-memory processing architectures,”  
 970 *J. Low Power Electron. Appl.*, vol. 10, no. 4, p. 30, Sep. 2020.
- 971 [8] M. He et al., “Newton: A DRAM-maker’s accelerator-in-memory (AiM)  
 972 architecture for machine learning,” in *Proc. IEEE/ACM MICRO*, 2020,  
 973 pp. 372–385.



- [9] S. Roy, M. Ali, and A. Raghunathan, "PIM-DRAM: Accelerating machine learning workloads using processing in commodity DRAM," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 11, no. 4, pp. 701–710, Dec. 2021.
- [10] S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, and Y. Xie, "DRISA: A DRAM-based reconfigurable in-situ accelerator," in *Proc. IEEE/ACM MICRO*, 2017, pp. 288–301.
- [11] P. Chi et al., "PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory," in *Proc. ISCA*, 2016, pp. 27–39.
- [12] A. Shafiee et al., "ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars," in *Proc. ISCA*, 2016, pp. 14–26.
- [13] S. Jain, A. Ranjan, K. Roy, and A. Raghunathan, "Computing in memory with spin-transfer torque magnetic ram," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 3, pp. 470–483, Mar. 2018.
- [14] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable dram alternative," in *Proc. ISCA*, 2009, pp. 2–13.
- [15] J. Feldmann et al., "Parallel convolutional processing using an integrated photonic tensor core," *Nature*, vol. 589, pp. 52–58, Jan. 2021.
- [16] H. Zhu et al., "ELight: Towards efficient and aging-resilient photonic in-memory neurocomputing," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 42, no. 3, pp. 820–833, Mar. 2023.
- [17] Y. Chen, "ReRAM: History, status, and future," *IEEE Trans. Electron Devices*, vol. 67, no. 4, pp. 1420–1433, Apr. 2020.
- [18] P. Chi, S. Li, Y. Cheng, Y. Lu, S. H. Kang, and Y. Xie, "Architecture design with STT-RAM: opportunities and challenges," in *Proc. IEEE ASP-DAC*, 2016, pp. 109–114.
- [19] F. Sunny, E. Taheri, M. Nikdast, and S. Pasricha, "A survey on silicon photonics for deep learning," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 17, no. 4, p. 61, 2021.
- [20] S. Afifi, F. Sunny, M. Nikdast, and S. Pasricha, "TRON: Transformer neural network acceleration with non-coherent silicon photonics," in *Proc. ACM GLSVLSI*, 2023, pp. 15–21.
- [21] F. P. Sunny, A. Mirza, M. Nikdast, and S. Pasricha, "ROBIN: A robust optical binary neural network accelerator," *ACM Trans. Embedded Comput. Syst.*, vol. 20, no. 5S, p. 57, 2021.
- [22] S. Afifi, F. Sunny, A. Shafiee, M. Nikdast, and S. Pasricha, "GHOST: A graph neural network accelerator using silicon photonics," *ACM Trans. Embedded Comput. Syst.*, vol. 22, no. 5S, p. 102, 2023.
- [23] F. Sunny, A. Shafiee, B. Charbonnier, M. Nikdast, and S. Pasricha, "COMET: A cross-layer optimized optical phase change main memory architecture," 2023, *arXiv:2311.08566*.
- [24] A. Shafiee, S. Pasricha, and M. Nikdast, "A survey on optical phase-change memories: The promise and challenges," *IEEE Access*, vol. 11, pp. 11781–11803, 2023.
- [25] A. Shafiee, B. Charbonnier, S. Pasricha, and M. Nikdast, "Design-space exploration in PCM-based photonic memory," in *Proc. ACM GLSVLSI*, 2023, pp. 533–538.
- [26] Y. Choi et al., "A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth," in *Proc. IEEE ISSCC*, 2012, pp. 46–48.
- [27] D. Loke et al., "Breaking the speed limits of phase-change memory," *Science*, vol. 336, no. 6088, pp. 1566–1569, 2012.
- [28] A. Chen, "A review of emerging non-volatile memory (NVM) technologies and applications," *Solid-State Electron.*, vol. 125, pp. 25–38, Nov. 2016.
- [29] A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, and R. Bez, "Electronic switching in phase-change memories," *IEEE Trans. Electron Devices*, vol. 51, no. 3, pp. 452–459, Mar. 2004.
- [30] I. G. Thakkar and S. Pasricha, "DyPhase: A dynamic phase change memory architecture with symmetric write latency and restorable endurance," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 37, no. 9, pp. 1760–1773, Sep. 2018.
- [31] A. Narayan, Y. Thonnart, P. Vivet, A. Coskun, and A. Joshi, "Architecting optically controlled phase change memory," *ACM Trans. Archit. Code Optim.*, vol. 19, no. 4, pp. 1–26, 2022.
- [32] G. Yang, C. Demirkiran, Z. E. Kizilates, C. A. R. Ocampo, A. K. Coskun, and A. Joshi, "Processing-in-memory using optically-addressed phase change memory," in *Proc. ACM/IEEE ISLPED*, 2023, pp. 1–6.
- [33] A. N. Tait, M. A. Nahmias, B. J. Shastri, and P. R. Prucnal, "Broadcast and weight: An integrated network for scalable photonic spike processing," *J. Lightw. Technol.*, vol. 32, no. 21, pp. 3427–3439, Nov. 1, 2014.
- [34] M. M. Masnad, G. Zhang, D.-X. Xu, Y. Grinberg, and O. Liboiron-Ladouceur, "Fabrication error tolerant broadband mode converters and their working principles," *Opt. Exp.*, vol. 30, no. 14, pp. 25817–25829, 2022.
- [35] H. Xu, D. Dai, and Y. Shi, "Silicon integrated nanophotonic devices for on-chip multi-mode interconnects," *App. Sci.*, vol. 12, no. 10, p. 6365, 2020.
- [36] C. Li, D. Liu, and D. Dai, "Multimode silicon photonics," *Nanophotonics*, vol. 8, no. 2, pp. 227–247, 2019.
- [37] "Ansys Lumerical." Accessed: Mar. 28, 2024. [Online]. Available: <https://www.lumerical.com/products/>
- [38] "Lumopt." Accessed: Mar. 8, 2024. [Online]. Available: <https://github.com/chriskeraly/lumopt.git>
- [39] F. Sunny, M. Nikdast, and S. Pasricha, "A silicon photonic accelerator for convolutional neural networks with heterogeneous quantization," in *Proc. ACM GLSVLSI*, 2022, pp. 367–371.
- [40] P. Dong, C. Xie, L. Chen, N. K. Fontaine, and Y.-K. Chen, "Experimental demonstration of microring quadrature phase-shift keying modulators," *Opt. Lett.*, vol. 37, no. 7, pp. 1178–1180, 2012.
- [41] F. Sunny, A. Mirza, M. Nikdast, and S. Pasricha, "CrossLight: A cross-layer optimized silicon photonic neural network accelerator," in *Proc. IEEE/ACM DAC*, 2021, pp. 1069–1074.
- [42] Z. Lu, D. Celso, P. Dumais, E. Bernier, and L. Chrostowski, "Comparison of photonic 2x2 3-dB couplers for 220 nm silicon-on-insulator platforms," in *Proc. IEEE GFP*, 2015, pp. 57–58.
- [43] M. R. Yahya, N. Wu, Z. Fang, F. Ge, and M. H. Shah, "A low insertion loss 5x5 optical router for mesh photonic network-on-chip topology," in *Proc. IEEE CSUDET*, 2019, pp. 164–169.
- [44] S. Pasricha and S. Bahirat, "OPAL: A multi-layer hybrid photonic NoC for 3D ICs," in *Proc. IEEE ASPDAC*, 2011, pp. 345–350.
- [45] L. Zhang et al., "New-generation silicon photonics beyond the single mode regime," 2021, *arXiv:2104.04239*.
- [46] M. Bahadori, M. Nikdast, Q. Cheng, and K. Bergman, "Universal design of waveguide bends in silicon-on-insulator photonics platform," *J. Lightw. Technol.*, vol. 37, no. 10, pp. 3044–3054, Jul. 1, 2019.
- [47] A. W. Poon, X. Luo, F. Xu, and H. Chen, "Cascaded microresonator-based matrix switch for silicon on-chip optical interconnection," *Proc. IEEE*, vol. 97, no. 7, pp. 1216–1238, Jul. 2009.
- [48] Z. Fang et al., "Ultra-low-energy programmable non-volatile silicon photonics based on phase-change materials with graphene heaters," *Nat. Nanotechnol.*, vol. 17, no. 8, pp. 842–848, 2022.
- [49] M. Horowitz, "1.1 Computing's energy problem (and what we can do about it)," in *Proc. IEEE ISSCC*, vol. 57, 2014, pp. 10–14.
- [50] D. Li, X. Zhao, Y. Shen, S. Liu, and Z. Zhu, "A 7-bit 3.8-GS/s 2-way time-interleaved 4-bit/Cycle SAR ADC 16x time-domain interpolation in 28-nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 9, pp. 3557–3566, 2023.
- [51] T. O. Dickson et al., "A 72-GS/s, 8-Bit DAC-based wireline transmitter in 4-nm FinFET CMOS for 200+ Gb/s serial links," *IEEE J. Solid-State Circuits*, vol. 58, no. 4, pp. 1074–1086, Apr. 2023.
- [52] "Cacti." Accessed: Nov. 6, 2024. [Online]. Available: <https://github.com/HewlettPackard/cacti>
- [53] K. He, X. Zhang, S. Ren, and J. Sun, "Deep residual learning for image recognition," in *Proc. CVPR*, 2016, pp. 770–778.
- [54] C. Szegedy, V. Vanhoucke, S. Ioffe, J. Shlens, and Z. Wojna, "Rethinking the inception architecture for computer vision," 2015, *arXiv:1512.00567*.
- [55] A. G. Howard et al., "MobileNets: Efficient convolutional neural networks for mobile vision applications," 2017, *arXiv:1704.04861*.
- [56] F. N. Iandola, S. Han, M. W. Moskewicz, K. Ashraf, W. J. Dally, and K. Keutzer, "SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <0.5MB model size," 2016, *arXiv:1602.07360*.
- [57] "CIFAR100 and CIFAR10 datasets." Accessed: Nov. 6, 2024. [Online]. Available: <https://www.cs.toronto.edu/~kriz/cifar.html>
- [58] "SVHN dataset." Accessed: Nov. 6, 2024. [Online]. Available: <http://ufldl.stanford.edu/housenumbers/>
- [59] "STL10 dataset." Accessed: Nov. 6, 2024. [Online]. Available: <https://cs.stanford.edu/~acoates/stl10/>
- [60] "Imagenette dataset." Accessed: Nov. 6, 2024. [Online]. Available: <https://github.com/fastai/imagenette>
- [61] M. Poremba, T. Zhang, and Y. Xie, "NVMain 2.0: A user-friendly memory simulator to model (non-) volatile memory systems," *IEEE Comput. Archit. Lett.*, vol. 14, no. 2, pp. 140–143, Jul.–Dec. 2015.