ML-Based Thermal and Cache Contention Alleviation on Clustered Manycores With 3-D HBM

Mohammed Bakr Sikal[®], Heba Khdr[®], Lokesh Siddhu[®], and Jörg Henkel[®], *Fellow, IEEE*

Abstract-Enabled by the recent advancements in 2.5D/3-D 2 integration and packaging, the integration of clustered manv-3 core processors with high-bandwidth memory (HBM) is 4 gaining prominence to satisfy the increasing memory band-5 width demands. Although this integration can offer significant 6 performance gains, it is still limited by cache contention in 7 the final-level cache on the clusters and by the thermal issues 8 in the 3-D HBM. While the existing state-of-the-art resource 9 management techniques have tackled these issues in isolation, we 10 argue that the cache contention and the temperature of both the 11 manycore and the HBM must be considered jointly to harness 12 the full performance potential of such modern architectures. To 13 cover this gap in the literature, we present MTCM, the first 14 resource management technique that considers the cache con-15 tention in maximizing the system performance, while maintaining 16 the thermal safety across both the manycore and the HBM 17 stack. Enabled by our accurate, yet lightweight, neural network 18 models, our proposed task migration and dynamic voltage and 19 frequency scaling policies can accurately predict the impact of 20 runtime decisions on the performance and temperature of both 21 the subsystems. Our extensive evaluation experiments reveal a 22 significant performance improvement over existing state of the 23 art by up to 1x, while maintaining thermal safety of both the 24 manycore and the HBM.

Index Terms—3-D high-bandwidth memory (HBM), cache contention alleviation, clustered many-core processor, machine relearning models, neural networks (NNs), smart resource management, thermal-aware management.

29

I. INTRODUCTION

THE GROWING demand for higher performance in computing systems has highlighted the importance improving memory bandwidth, necessitating structuring changes across the memory hierarchy. One major breakthrough in this landscape is the introduction of high-bandwidth memory (HBM). With its 3D-stacked architecture and multiple channels, HBM significantly boosts memory bandwidth, enhances power efficiency and lowers latency, meeting the demands of memory-intensive tasks. The recent advancements in 2.5D/3-D packaging technologies have also facilitated the integration of HBM with commercial clustered manycore proto cessors [1], where multiple cores are grouped into clusters and

Manuscript received 31 July 2024; accepted 1 August 2024. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Mohammed Bakr Sikal.*)

The authors are with the Chair for Embedded Systems, Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany (e-mail: bakr.sikal@kit.edu; heba.khdr@kit.edu; hekesh.siddhu@kit.edu; henkel@kit.edu).

Digital Object Identifier 10.1109/TCAD.2024.3438998



Fig. 1. Our novel technique targets modern system architectures [1] with HBM as the main memory of a clustered manycore to address LLC contention and temperature problems in both subsystems. (a) Clustered manycore. (b) HBM main memory.

share resources like the last-level cache (LLC). A simplified 42 high-level view of this architecture is shown in Fig. 1. With 43 such integration, the multiple memory channels of the HBM 44 can be leveraged for the parallel data access by the memory 45 controllers on the different clusters, thereby reducing memory 46 bottlenecks and improving the system performance. However, 47 this integration faces some challenges, stemming from the 48 inherent limitations of both the subsystems, i.e., the clustered 49 manycore and the HBM. 50

On the one hand, due to the high thermal density of HBM, 51 parallel accesses to the thermally coupled memory layers can elevate the temperature of the stack to unsafe margins [2]. 53 Such elevated temperatures trigger the dynamic thermal man-54 agement (DTM) unit, which transitions the impacted memory 55 channels to a low-power state [3] until the thermal violation is 56 recovered, causing long memory request stalls, thus degrading 57 the overall system performance. To alleviate these thermal 58 problems, different solutions have been explored in the liter-59 ature, ranging from the architecture-level embedded cooling 60 mechanisms [2] to the system-level thermal management 61 techniques [3], [4]. 62

On the other hand, concurrent execution of applications on 63 the same cluster on a clustered manycore can lead to two types 64 of interference problems. First, contention for the limited avail-65 able cache space on a cluster can slowdown the execution time 66 of the running applications. Second, the heat transfer between 67 the active cores can raise the temperature of the chip, acti-68 vating the thermal control circuitry (TCC) [5], which in turn 69 throttles the voltage/frequency (VF) levels across the clusters 70 to cool down the cores. State-of-the-art system-level resource 71 management techniques have addressed both the types of 72 interference jointly and in isolation by means of application 73

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 2. Although selecting the application-to-cluster mapping in Scenario 2 leads to higher performance gains compared to the other scenarios due to low cache contention on the cluster, it leads to a temperature violation on the HBM. Overlooking such implications at runtime would trigger the DTM, thus suppressing the intended performance gains. (a) Initial state. (b) Application-to-cluster mapping scenarios. (c) HBM heatmaps.

⁷⁴ mapping, application migration, and dynamic voltage and ⁷⁵ frequency scaling (DVFS) [6], [7], [8], [9], [10], [11].

Nonetheless, the limitations of both the clustered manycore and the HBM have only been addressed individually in the literature. As demonstrated in the following motivational example, the integration of HBM and clustered manycores introduces new intricate tradeoffs between the thermal and cache interferences in both the susbsystems, whereby the performance potentials might be missed if the contention and thermal impacts on the two subsystems are overlooked.

84 A. Motivational Example

We simulate a 64-core processor (detailed in Section VI), 85 ⁸⁶ organized into eight clusters and using an eight-channel HBM ⁸⁷ as main memory, similar to the HBM2E in [12]. The memory 88 controller in each cluster is configured to use one of the 89 eight channels of the HBM, following a cluster-to-channel ⁹⁰ mapping, where the cluster *n* uses the channel *n* similar to [4] ⁹¹ and [13] as shown in Fig. 2(a). We consider 80 °C as the ⁹² temperature constraint for the manycore and HBM. The default 93 mechanisms that react to the thermal violations, i.e., TCC on ⁹⁴ the manycore and the low-power state DTM on the HBM are 95 both disabled to highlight the impact of resource management ⁹⁶ decisions on the temperature of both the subsystems. Initially, 97 clusters 2, 4, 5, 7, and 8 are fully occupied by compute-⁹⁸ intensive background tasks. These clusters are running at the ⁹⁹ minimum 1.0 GHz VF level and do not issue any memory 100 accesses throughout this experiment. Clusters 1, 3, and 6 are hosting applications with different characteristics from 101 ¹⁰² the SPLASH-2 [14] benchmark suite: *cholesky*, *water.sp*, and ¹⁰³ radix, respectively. For ease of analysis, clusters 1, 3, and 6 are 104 set to run at a medium fixed VF level, i.e., 2.8 GHz, to ensure 105 that no thermal violation occurs on the manycore side. With a 106 fourth application *lu.cont* also requiring four cores to execute, ¹⁰⁷ three application-to-cluster mapping scenarios are possible, in 108 each, *lu.cont* will run in parallel on one cluster with another ¹⁰⁹ application as shown in Fig. 2(b). We study the performance ¹¹⁰ and thermal implications of the three mapping scenarios.

In scenario 1, *lu.cont* is mapped to cluster 1 to co-execute with *cholesky*. The resulting average performance degradation for both the applications compared to their corresponding 113 execution times when running alone on a cluster reaches a sig- 114 nificant slowdown of 18.25%. In addition to this performance 115 degradation, we also observe thermal violations on multiple 116 banks, reaching up to 85 °C on the channel 1. This is due to 117 the intense memory accesses issued by cholesky and lu.cont 118 throughout their execution, which elevates the temperature of 119 multiple memory banks in both their assigned channel 1 and 120 directly adjacent channels 2, 3, and 4, as shown in Fig. 2(c). 121 In scenario 2, *lu.cont* is mapped to cluster 3 to coexecute with 122 water.sp. This application-to-cluster mapping results in better 123 overall system performance compared to the previous scenario 124 with a minimal slowdown of -1.48%, indicating minimal 125 contention between *water.sp* and *lu.cont*. While *water.sp* barely 126 issues any memory accesses, *lu.cont* heavily utilizes channel 3 127 throughout its execution. Combined with the intense accesses 128 from cholesky on channel 1, and given that channels 1 and 3 129 are vertically adjacent, temperature on many memory banks on 130 the bottom-most layers on the HBM stack again exceeds the 131 80 °C threshold. In scenario 3, we map *lu.cont* to cluster 6 to 132 coexecute with *radix*, this time far from the heavily accessed 133 channel 1. As expected, temperature throughout the execution 134 remains below the threshold across the HBM stack, as the 135 intense memory accesses from cholesky and lu.cont are now 136 distributed across the less thermally coupled channels, i.e., 137 channels 1 and 6. However, an average performance degrada- 138 tion of 8.61% is observed for both the applications. 139

Although scenario 2 resulted in the best overall system 140 performance with minimal cache contention, it is not a thermally safe application-to-cluster mapping option. Applying it 142 at runtime will trigger the DTM, transitioning all the affected 143 memory channels to a low-power state, eventually suppressing 144 the intended performance benefits of such mapping. Therefore, 145 given the observed slowdowns and temperatures, scenario 3 146 remains the mapping option that maximized performance 147 under the considered temperature constraints. At runtime, as 148 the running applications change their execution phases, the 149 resulting cache contention and temperature effects on both 150 the manycore and the HBM change accordingly. Therefore, a 151 system-level resource management should also adapt to such 152 the system. In this work, we adapt to such runtime changes by
dynamically adjusting both the application-to-cluster mapping
through task migration and the VF levels of the clusters
through DVFS.

158 B. Challenges and Contributions

As demonstrated in the previous motivational example, maximizing performance requires a comprehensive analysis of the resulting cache contention-induced slowdowns in all the possible application-to-cluster mappings, along with their impacts on the temperatures of both the manycore and the HBM. At runtime, a similar analysis should be conducted to valuate the possible application-to-cluster mappings before applying a migration. Therefore, there is a need to predict the postmigration system performance, as well as the manycore and HBM temperatures, which is challenging for the following reasons.

Performance Prediction: Estimating the migration impact 170 171 on the performance considering contention is a complex 172 problem. Contention is affected by both the system's hardware 173 characteristics, e.g., cache capacity and associativity, memory ¹⁷⁴ bandwidth, etc., and by the characteristics of the concurrently 175 running applications on such system, i.e., cache accesses, 176 misses, etc. This contention behavior is complex and hard to be 177 modeled neither analytically nor via profiling of applications design time as established in [7]. We tackle this challenge 178 179 by training a lightweight neural network (NN) model that is 180 able to learn the relevant cache contention indicators, e.g., cache accesses, cache misses, memory accesses, etc. from a 181 182 limited training data generated as design time, and generalize 183 to unseen contention scenarios at runtime.

Predicting Temperature: While predicting the manycore 184 185 temperature for different application-to-cluster mappings is 186 straightforward, thanks to the well-known RC thermal model ¹⁸⁷ [15], predicting the temperature impact on the HBM is a 188 challenging problem. The memory controllers on the source 189 and target clusters involved in a task migration are config-190 ured to use different memory channels. Therefore, after the ¹⁹¹ migration is performed, the memory accesses of the migrated ¹⁹² application will be serviced by the target memory channel. 193 Consequently, the power consumption of the banks spanned ¹⁹⁴ by the source and target channels will be impacted, resulting 195 in a new per-bank power distribution map on the HBM. 196 Given such a power map, a thermal model can be used to ¹⁹⁷ accurately predict the postmigration temperature of the HBM. 198 However, as the two clusters could be set to different VF ¹⁹⁹ levels, an application would show a different memory access 200 behavior once migrated to the target cluster, thereby resulting 201 in different bank power consumptions. Thus, to accurately 202 construct the postmigration per-bank power distribution map, ²⁰³ there is a need for a model to scale the number of memory accesses of the migrated application. As detailed in Section IV, we address this challenge by training a second lightweight 205 206 NN that is able to accurately scale the memory accesses of 207 applications to the new target VF level.

Runtime Overhead of Temperature Prediction: To ensure the thermal safety, a system-level resource management technique

must operate within brief epochs, as to adapt to runtime 210 dynamics and the execution phases of running applications. 211 For instance, the Linux governor employs DVFS within epochs 212 as short as 1 ms and initiates migrations within 10 ms- 213 long epochs [16]. Given these tight timing constraints, the 214 traditional finite difference methods, e.g., Hotspot [15] or 215 3D-ICE [17], or Green's function-based approaches, e.g., 216 3DSim [18], are not viable for runtime use due to their 217 extensive computational overhead, i.e., prediction times in 218 tens to thousands of milliseconds [19]. In contrast, machine 219 learning (ML)-based techniques have been demonstrated to 220 provide the necessary accuracy with significantly lower com- 221 putational costs, i.e., microsecond-level predictions. However, 222 no ML-based thermal simulators are available as open-source 223 solutions [19]. To overcome this limitation, we propose train- 224 ing two highly accurate, yet lightweight, NN-based thermal 225 models, one for the manycore and another for the HBM. 226 These models are designed to efficiently and accurately predict 227 the steady-state temperature of their respective subsystems at 228 runtime with an inference time of a few microseconds. 229

Enabled by our NN models, we build a novel resource 230 management technique, MTCM, that combines both the task 231 migration and DVFS to maximize performance consider- 232 ing contention, while enforcing thermal constraints of both 233 the clustered manycore and the HBM. MTCM periodically 234 attempts to achieve a better cache contention balance across 235 the system by migrating applications between the clusters. 236 Before applying a migration, MTCM evaluates the postmi- 237 gration potential performance gains and thermal impacts on 238 both the manycore and the HBM, then only proceeds if the 239 migration would indeed improve performance without causing 240 a temperature violation on any of the two subsystems. In 241 addition, as applications change characteristics throughout 242 their execution, MTCM's DVFS policy is invoked periodically 243 to boost the clusters when the thermal headroom is available, 244 and to throttle the clusters to avoid the thermal violations on 245 both the manycore and the HBM due to sudden surges in 246 power consumption. 247

Our novel contributions are as follows.

- We train two lightweight NN models to accurately ²⁴⁹ predict the impact of task migration on the system ²⁵⁰ performance considering cache contention in clusters, ²⁵¹ and the impact of changing the VF levels on the HBM ²⁵² access behavior of applications. ²⁵³
- We train two lightweight NN-based thermal models, 254 engineered to accurately predict the temperature of the 255 clustered manycore and the HBM within the stringent 256 time constraints at runtime.
- Enabled by our fast and accurate NN models, we present 258 MTCM, the first resource management technique that 259 jointly mitigates cache contention while enforcing ther- 260 mal safety on the systems with an integrated clustered 261 manycore and HBM by means of the task migration and 262 DVFS. 263

The remainder of this article is organized as follows. ²⁶⁴ Section II covers the state-of-the-art research related to our ²⁶⁵ work. After formally formulating the problem in Section III. ²⁶⁶ Section IV introduces our approach to data generation and ²⁶⁷ training of our four NN models. Section V then describes ²⁶⁸

275

²⁶⁹ the details of our proposed *MTCM*. Section VI presents the ²⁷⁰ evaluation results of *MTCM* compared to the two state-of-²⁷¹ the-art techniques in terms of the system performance, core ²⁷² and HBM temperature, and thermal efficiency. Section VI-E ²⁷³ discusses the runtime overhead of our *MTCM*. Section VII ²⁷⁴ concludes this article.

II. RELATED WORK

The related works to our proposed MTCM are tech-276 277 niques having addressed the inherent problems of clustered 278 manycores and 3-D HBM. On the manycore side, many 279 researchers have addressed the thermal and cache interference 280 problems. Kim et al. [20] employed both the task migration and cluster-level DVFS to maximize performance of a 281 282 thermally constrained clustered heterogeneous multicore pro-283 cessor. The work in [21] proposed ML-based DVFS technique 284 that considers cache contention at the level of the cluster, ²⁸⁵ in order to satisfy the performance constraints of running ²⁸⁶ applications. Mishra et al. [22] built ML-based scheduling 287 technique that maps applications to clusters with the minimum ²⁸⁸ predicted contention. A recent technique [6] used intercluster 289 task migration to balance the thermal interference across ²⁹⁰ the chip. The optimized thermal headroom is then exploited ²⁹¹ by a cluster-level DVFS policy to boost the performance ²⁹² of running applications. Two other works [23], [24] have 293 used reinforcement learning-based DVFS and task mapping 294 to minimize temperature of a multicore under performance 295 constraints. A more recent work [25] has employed imitation ²⁹⁶ learning-based task migration to minimize the temperature of ²⁹⁷ a multicore under application latency constraints. Nonetheless, 298 none of these techniques has considered the temperature of 299 main memory, as they have targeted the systems with the 300 traditional 2-D DRAMs, which are not prone to thermal issues. Porting these techniques to the systems where HBM 301 the main memory, can lead to the suboptimal resource 302 is management decisions as demonstrated in Section I-A. 303

With the increasing adoption of HBM in modern architec-304 305 tures, more recent works in the literature have addressed its ³⁰⁶ main recognized bottleneck: temperature. Researchers in [2] 307 and [26] propose advanced embedded cooling mechanisms and 308 architecture-level optimization schemes to address the problem 309 of high temperature in the HBM stack. Lo et al. [27] con-310 sidered memory-channel temperatures within their proposed ³¹¹ memory-page allocation technique as to avoid the formation of 312 thermal hotspots on the heavily accessed memory banks. Shen 313 et al. [3] proposed a reinforcement learning-based technique 314 combining DVFS and low-power states to maximize the 315 performance under the temperature constraints of both the 316 processor and the HBM. Another recent work NeuroMap [4] 317 proposed a technique to maximize performance on a system 318 with a manycore processor and HBM. By assigning memory 319 channels to core groups, their technique dynamically adjusts 320 the mapping of applications to different core groups to manage 321 the temperature of the HBM. Additionally, DVFS and low-322 power states are used to further maximize performance while 323 enforcing the thermal safety. Though the temperature of the ³²⁴ manycore is overlooked in their approach, *NeuroMap* [4] 325 remains the closest in the literature to our proposed technique.

In summary, a gap exists in the literature, as no resource ³²⁶ management technique has jointly considered the cache contention problem within the performance maximization on the ³²⁸ modern clustered manycores with HBM, while enforcing a ³²⁹ thermally safe operation of both the subsystems. As highlighted in Section I-A, cache contention and the temperature ³³¹ of both the manycore and the HBM must be considered jointly ³³² to harness the full performance potential of such modern ³³³ architectures. ³³⁴

III. PROBLEM FORMULATION 335

We target a clustered manycore with the M cores and K $_{336}$ clusters, each hosting M/K cores and a shared LLC. Cores 337 in the cluster k are operated at the same VF level f_k by 338 the cluster-level DVFS. Matrix $\mathbf{G} = [g_{i,k}]_{M \times K}$ indicates 339 core-to-cluster mapping, where $g_{i,k} = 1$ if the core *i* is 340 in the cluster k. The HBM main memory comprises the $_{341}$ L layers with B banks each and C channels, each channel $_{342}$ ch spanning banks B_{ch} . Each cluster k accesses memory 343 through a dedicated controller MC_k configured to access a 344 specific channel ch [13]. Cores in the cluster k issue memory $_{345}$ requests to MC_k. Core temperatures, $[t_i]_M$, are estimated ³⁴⁶ using a thermal model (TM) TM_{cores}, based on the per-core 347 power consumption map P_{cores} . Similarly, the thermal model 348 of the HBM TM_{hbm} predicts per-bank temperatures $[t_i]_{B \times L}$ ³⁴⁹ given the per-bank power map P_{banks} . Per-channel temperature 350 T_{ch} is the maximum of all banks in channel ch, aligning 351 with the HBM JEDEC standards [28]. The same temperature 352 threshold T_{thresh} is considered for both the subsystems. In our 353 open system [29], A multithreaded applications with unknown 354 arrival times are mapped to the clusters, with mappings defined 355 by $Q = [q_{k,a}]_{K \times A}$. Each application a runs h_a parallel threads, 356 requiring h_a cores as per the one-thread-per-core model [30]. 357 Thread-core mappings are given by $V = [v_{i,a}]_{M \times A}$. Our goal is 358 to optimize response time and manage cache contention while 359 ensuring thermal safety for cores and HBM. Our proposed 360 MTCM addresses this problem by training the NN models at 361 design time (Section IV), which empower our runtime task 362 migration and DVFS policies at runtime (Section V). 363

IV. NN-BASED MODELS

364

Before migrating an application at runtime, there is a need to predict the postmigration impact on the system performance, in addition to the resulting manycore and the HBM temperatures, which is challenging as demonstrated in Sections I-A and I-B. We overcome these challenges by employing the NN models that are trained at design time and used at runtime to predict these unknown postmigration metrics. In the following sections, we first present our methodology to train NN_p and NN_m , run proposed performance and memory access prediction models. Second, we introduce our NN-based thermal models, NN_{cores} and NN_{hbm} for predicting the temperature of the clustered manycore and the HBM, respectively.

A. Performance and Memory Access Prediction 377

Fig. 3 summarizes the training methodology of both our $_{378}$ performance and memory access models NN_p and NN_m , which $_{379}$ consists of the following key steps. $_{380}$



Fig. 3. Our slice-based training data generation methodology uses a fine-grained analysis of execution traces of applications to extract the characteristics of their execution phases, relevant to the prediction of postmigration performance and memory access behavior.

1) Isolating the Cache Contention Effects: First, we run an extensive set of simulations of multithreaded benchmark applications at all the supported VF levels. During each simulation, per-thread performance monitoring counters (PMC)s are collected periodically, i.e., each 1 ms, throughout the execution, including multiple performance-, cache- and main memoryrelevant metrics, e.g., instructions per second (IPS), IPC, L1/L2/L3 cache accesses/misses, memory reads and writes, etc. These contention-free alone execution traces serve as a reference to the best performance achievable by applications at a specific VF level.

Second, we run all the combinations of applications App_a 392 and App_Q, i.e., shared executions, on the same cluster, each ³⁹⁴ having four threads. By restricting the combinations to only 395 two applications, any observed degradation in the execution time of App_a compared to its alone execution time, is directly 396 due to the parallel execution with App_{O} and vice-versa. 397 Moreover, following the one-thread-per-core model [30], these 398 ³⁹⁹ combinations fully occupy the cores on a cluster on our target platform, i.e., eight cores per cluster, representing an upper 400 bound of occupation representativeness. 401

2) Emulating Task Migration Scenarios: The obtained 402 403 alone and combined simulation traces are passed to a *task* ⁴⁰⁴ migration emulator. For each application App_a, our emulator 405 fetches all the simulation traces, where App_a runs in parallel on a cluster with another application App_{O} . These traces are 406 used to construct premigration and postmigration scenarios, 407 where the application App_a initially runs on a source cluster 408 with an application App_O at the VF level f_s , then migrated 409 S 410 to a target cluster t to run with another application App'_O at f_t . 411 For each constructed scenario, the collected 1 ms periodic 412 PMCs from the premigration and postmigration simulations 413 are saved, including their periodic average IPS and the VF 414 levels f_s and f_t . As tasks can be migrated to empty clusters, 415 our emulator also constructs such scenarios, where App_a runs 416 alone on a cluster after migration, achieving its peak alone 417 execution performance at f_t .

Like 3) Extracting Representative Samples: The data from the previous phase can be used to train the NN model to predict

any of the collected postmigration PMCs of App_a , e.g., 420 memory accesses or IPS. These collected traces assume that 421 the applications are mapped to the same cluster throughout 422 their whole execution. At runtime, however, an application 423 could start its execution on one cluster, then be migrated to 424 a new one in the following migration epoch, since MTCM's 425 migration policy will be invoked periodically every 10 ms. 426 Therefore, there is a need to predict the postmigration PMCs 427 of App_a over only 10 ms-long windows, not over the whole 428 shared execution of applications. To achieve this goal, we 429 perform time-based slicing of execution traces from the task 430 migration scenarios of the previous phase at a 1 ms granularity. 431 Iteratively, for each extracted 10 ms-long execution slice in a 432 premigration shared execution trace {App_a, App₀}, the corre- $_{433}$ sponding slice in each thread in the alone execution of App_a ⁴³⁴ is also extracted. Similarly, for each slice in the postmigration 435 shared execution trace of $\{App_a, App'_O\}$, the corresponding 436 slice in each thread in the alone execution of App'_O is also $_{437}$ extracted. These per-thread slices are used to construct aggre- 438 gated slices, representing a task migration scenario at a 10 ms 439 granularity. It is important to note that this data engineering 440 approach would teach the model that App_a is running in 441 parallel with multiple threads rather than a single application. 442 It is important to note that threads will not be active throughout 443 the whole execution of an application. Therefore, this step of 444 the process will also generate slices that represent the lower 445 bound of core occupation representativeness, where only one 446 thread is active, i.e., only one core is occupied. As such, at 447 runtime, when App_a is running in parallel with any number of 448 multithreaded applications on the same cluster and any number 449 of active threads, their corresponding aggregated per-thread 450 data will be used to construct the slices of App_O and App'_O. 451 With the obtained dataset of approximately two million rows, 452 our NN_p and NN_m models can be trained to learn that, given 453 the premigration PMCs of App_a and App₀ at f_s , and given the 454 alone characteristics of App'_O at f_t , predict the postmigration 455 IPS and memory accesses of App_{*a*} at f_t , respectively.

4) Selecting Features and Model Topologies: This final 457 phase aims at finding the minimum set of features and the 458 smallest topology for each model, such that a high prediction 459 accuracy is achieved under a reasonable runtime overhead. 460 The generated dataset in the previous phase is used to train 461 both the performance NN_p and the memory access NN_m 462 models. using Lasso regression and the Pearson product- 463 moment correlation, we first identify the importance of the 464 collected features to the prediction label in each model. After 465 progressively eliminating the least-important features, e.g., 466 L1-I and L1-D cache accesses and misses, etc., we split the 467 dataset randomly to 75% training and 25% test sets. Guided by 468 an initial exploration using the KerasTuner library, we conduct 469 a design-space search for smaller topologies, i.e., numbers of 470 layers and number of neurons per layer, and hyperparameters, 471 e.g., batch size, regularization, dropout factors, etc. Given 472 the mean-absolute-percentage error (MAPE) score and the 473 inference overhead of each obtained model on our target 474 system, the search space is either enlarged or narrowed- 475 down, as to balance the accuracy-overhead tradeoff. Fig. 4 476 shows the different topologies explored for each model and 477



Fig. 4. Initial search using KerasTuner explores various topologies with different layers and neurons per layer. After excluding nonconverging models, a Pareto-front of options is identified. Ultimately, we select the model topology that balances prediction error and inference time on our target platform, thereby enabling our runtime policies to maximize the system performance under thermal constraints with a very negligible runtime overhead.

⁴⁷⁸ their corresponding MAPE scores and inference times on our ⁴⁷⁹ target platform. Since, the data points in the explored space ⁴⁸⁰ are *Pareto-optimal*, we select the topologies that satisfy our ⁴⁸¹ strict timing requirements at runtime as further discussed in ⁴⁸² Section VI-E. Fig. 4 also shows model topologies with lower ⁴⁸³ MAPE scores than the selected topology, to highlight that our ⁴⁸⁴ models could deliver a higher prediction accuracy when the ⁴⁸⁵ strict runtime timing requirements are relaxed.

Ultimately, the selected NN_p has four hidden dense layers with 128, 128, 64, and 64 neurons, in addition to an output layer of one neuron. The selected NN_m has two hidden dense layers with 16 neurons each, and one output layer of one neuron. The inference time on our target platform is 7.9 μ s, and 2 μ s for NN_p and NN_m , respectively. The achieved MAPE scores are 2.3% and 0.3% for NN_p and NN_m , respectively. These models' marginal prediction errors are incorporated into MTCM as detailed in Section V.

495 B. Temperature Prediction for the Manycore and HBM

As formulated in Section III, the thermal safety must be enforced at runtime, by only applying decisions that would not violate the thermal constraints of either the manycore or the HBM. This requires fast and accurate thermal models for each of the two subsystems, that are able to deliver accurate temper- 500 ature predictions within the tight time constraints at runtime. 501 To achieve this goal, the training data for our thermal models 502 shall be representative of the runtime scenarios, when the cores 503 on the manycore and the banks on the HBM will exhibit 504 varying levels of power consumption and will be utilized at 505 varying intensities, i.e., core occupation, memory accesses, etc. 506 However, building upon the simulation framework outlined 507 in Section IV-A, with a targeted architecture of a clustered 508 manycore processor consisting of 64 cores and an integrated 509 HBM with eight channels, collectively holding 128 banks (as 510 per the specifications detailed in [12]), the required simulation 511 combinations to reach the intended state of representativeness 512 lead to an exponential explosion of the design space, making 513 this approach not viable and inefficient. Instead, to train our 514 NN-based thermal models, we propose to use synthetically 515 generated training data obtained using the following steps. 516

1) Generating the Base Datasets: Building upon the simulation framework outlined in Section IV-A, we initiate our study by conducting the simulation experiments, where single multithreaded applications are mapped to one cluster at a time. Each experiment is conducted across all the available VF levels to ensure comprehensive data coverage. During these simulations, we collect per-core and per-bank power consumption data, alongside steady-state temperature measurements from the hotspot simulator [15]. This data is collected with a fine granularity of 1 ms, ensuring a detailed temporal resolution. We then proceed to construct two base datasets: one for training NN_{cores} and the other for NN_{hbm}.

2) Synthetic Data Augmentation: The base datasets are 529 comprised of power and temperature maps generated from the 530 single application executions at varying VF levels. However, 531 these datasets do not adequately represent runtime scenarios 532 where multiple applications typically run concurrently, leading 533 to diverse utilization patterns of cores and memory banks. 534 To enhance the representativeness of these datasets, we gen- 535 erate synthetic periodic power traces for both the manycore 536 processor and the HBM. By mixing power values from the 537 individual executions and distributing them randomly across a 538 larger set of cores and memory banks, we construct synthetic 539 multiapplication power maps. Given the exponential potential 540 for the trace generation, we cap the number combinations 541 at two million traces for each subsystem, the manycore and 542 the HBM. These synthetic traces combined with the original 543 data, yield two augmented datasets that simulate a range of 544 scenarios, including both the single and parallel application 545 executions with diverse VF level mixes manycore occupation 546 and HBM utilization. Nevertheless, the random generation 547 of power distributions leads to an imbalance in the dataset. 548 Specifically, some cores and banks are underrepresented, 549 which might inadvertently suggest to the model a lower 550 likelihood of their occupancy. Furthermore, the variance in 551 power consumption ranges could mislead the model to infer 552 that certain cores and banks are restricted to specific power 553 consumption levels. To correct this imbalance and improve the 554 training data representativeness, we employ stratified sampling 555 with designated power bins. This approach ensures balanced 556 representation of each core and bank in terms of appearance 557

Model	Topology	MAPE (%)	Inference Time (µs)	Memory Footprint (KB)
NNp	4 hidden layers (128, 128, 64, 64 neurons)	2.3	7.9	134
NNm	2 hidden layers (16 neurons each)	0.3	1.5	5
NN cores	2 hidden layers (128, 64 neurons)	1.8	5.1	67
NN _{hbm}	3 hidden layers (8 neurons each)	0.4	1.6	5



Fig. 5. Examples of skewed distributions of power values in the training dataset with dominant activity in few cores or memory banks, which can limit our thermal models' ability to generalize to unseen power consumption patterns at runtime. Our synthetic data generation approach in contrast ensures a well-balanced distribution across all the cores and memory banks both in terms of frequency and power value ranges.

⁵⁵⁸ frequency and power consumption levels as illustrated in ⁵⁵⁹ Fig. 5. It is important to note that, at this stage, the rows ⁵⁶⁰ in the training data cannot be traced back to any individual ⁵⁶¹ application, as this information is diluted following the mixing, ⁵⁶² shuffling, and stratified sampling, ensuring that the models will ⁵⁶³ not be trained with a bias toward specific application mixes.

The final step involves using the hotspot simulator [15] to predict the steady-state temperature of each core and bank based on the power traces, serving as ground truth labels for our models. The datasets are then divided, allocating 75% for model training and 25% for testing.

⁵⁶⁹ 3) Single-Label Model Optimization: Aligned with the goal ⁵⁷⁰ of ensuring thermal safety, essentially predicting potential ⁵⁷¹ thermal violations based on the power traces, we adjust our ⁵⁷² training data, so that the models only predict the maximum ⁵⁷³ temperature across either the cores or memory banks, instead ⁵⁷⁴ of all the temperatures. This approach is not only consistent ⁵⁷⁵ with thermal safety objectives but also serves to minimize ⁵⁷⁶ the computational overhead during runtime. Accordingly, the ⁵⁷⁷ datasets are refined to include just the maximum temperature ⁵⁷⁸ per set, namely the hottest core for NN_{cores} and the hottest ⁵⁷⁹ bank for NN_{hbm}. Similar to the neural architecture search for ⁵⁸⁰ NN_p and NN_m, and as highlighted on Fig. 4, we select from ⁵⁸¹ the Pareto front the topologies that satisfy our strict timing



Fig. 6. Our runtime thermal safety enforcement strategy enables our proposed policies to apply thermally safe resource management decisions, thereby better harnessing the performance potential of the system.

requirements at runtime as further discussed in Section VI-E. 582 The final NN_{cores} model comprises the two hidden layers 583 with 128 and 64 neurons, and the NN_{hbm} model is built with 584 the three hidden layers of eight neurons each, all employing 585 the ReLU activation. As detailed in Table I, this optimization 586 results in significant reductions in the memory footprint of the 587 models as well as their corresponding inference time on our 588 target platform. 589

Our proposed *MTCM* periodically executes two resource ⁵⁹² management policies at runtime: task migration and cluster- ⁵⁹³ level DVFS, as shown in Fig. 6. In the following, both policies ⁵⁹⁴ are presented. ⁵⁹⁵

A. ML-Based Application Migration

Similar to the Linux *migration epoch* for the task migration [16], our *MTCM*'s migration policy executes the following 598 steps each 10 ms. 599

1) Identifying Applications to Migrate: Applications exe- 600 cuting alone on a cluster are expected to achieve their 601 maximum performance at the set VF level and are therefore not 602 considered for migration. On the other hand, any application 603 App $_a$ that is running in parallel with the other applications 604 App $_O$ on a cluster is considered for migration, as it may be 605 suffering performance degradation due to cache contention. 606 Given the parallelism level of App_a , the possible target clusters 607 that have a sufficient number of cores to host it are also 608 identified. Following the migration, App_a would be running 609 with zero or many applications App'_O at f_t on the target cluster. 610 The premigration, i.e., over the past 10 ms period, PMCs of the 611 involved App_a, App_o, and App'_o, their observed IPS values in $_{612}$ addition to f_s and f_t are saved for all the running applications 613 that satisfy the aforementioned requirements. 614

⁶¹⁵ 2) Evaluating Performance Potentials: MTCM considers ⁶¹⁶ that migrating App_a would only benefit the overall system ⁶¹⁷ performance if the postmigration IPS improves compared ⁶¹⁸ to the premigration for the applications App_a, App_o, and ⁶¹⁹ App'_o. Therefore, for each possible migration identified in the ⁶²⁰ previous step, MTCM invokes NN_p to predict the potential ⁶²¹ postmigration IPS. If an improvement by more than the MAPE ⁶²² of our NN_p is observed, the migration is saved but awaits the ⁶²³ validation of the thermal safety enforcement step.

3) Enforcing Thermal Safety: The performance benefits 624 625 predicted in the previous step may be suppressed if the 626 migration leads to thermal violations on the manycore or on 627 the HBM as demonstrated in Section I-A. To estimate the 628 impact of the migration on the temperature of manycore, the 629 postmigration power distribution map P_{cores} is constructed 630 according to the postmigration application-to-cluster mapping, $_{631}$ where App_a and App'_O would run in parallel on the target $_{632}$ cluster t at the VF level f_t . The current temperature of all the $_{633}$ cores and the postmigration P_{cores} are passed to our NN_{cores} 634 model to predict the new steady-state temperatures of the 635 cores on the manycore. Estimating the impact of the migration 636 on the temperature of the HBM, on the other hand, is more $_{637}$ complex. Before the migration, App_a runs on the cluster s 638 and its memory requests are serviced by the channel ch_s 639 assigned to the memory controller MC_s at the VF level f_s . 640 After the migration, App_a will be running on the cluster t $_{641}$ and its memory requests will be serviced by the channel ch_t 642 assigned to the memory controller MC_t at the VF level f_t . $_{643}$ Therefore, the postmigration P_{banks} power map depends on 644 the postmigration memory access map denoted as MA_{banks}. ⁶⁴⁵ To construct the postmigration MA_{banks} memory access map, 646 we first predict the number of memory accesses App_a would 647 issue at f_t using our NN_m model. Second, we deduct the 648 premigration accesses uniformly from the banks of the channel $_{649}$ ch_s in MA_{banks}. Third, we add the predicted postmigration 650 memory accesses uniformly to the banks of the channel ch_t in 651 MA_{banks}. The obtained MA_{banks} now depicts the distribution 652 of memory accesses across the banks of all the HBM channels $_{653}$ if App_a is migrated from the clusters s to t. Given the energy 654 per access of the modeled HBM obtained from the state-655 of-the-art CACTI-3DD simulator [33], P_{banks} can then be 656 constructed, then passed to our NN_{hbm} in order to predict 657 the new per-bank steady-state temperatures. At the end of 658 this step, the migration is considered thermally safe if none 659 of the cores on the manycore and none of the banks on the $_{660}$ HBM exceeds the defined T_{thresh} temperature. Finally, MTCM 661 performs the thermally safe migration that would result in the 662 highest overall performance improvement.

663 B. Cluster-Level DVFS

At each DVFS epoch, i.e., 1 ms, our *MTCM*'s cluster-level DVFS policy attempts the following.

1) It estimates steady-state temperatures of both the subsystems using their corresponding thermal model based on their current corresponding power consumption P_{cores} and P_{banks} . If a potential thermal violation is detected, *MTCM* needs to throttle down the clusters with the higher temperatures. To thermally rank the clusters, $_{671}$ we compute a *thermal score* given the highest core $_{672}$ temperature in each cluster *k* and the highest bank $_{673}$ temperature in its assigned channel ch_k . In decreasing $_{674}$ order of thermal score, the clusters are then throttled $_{675}$ to the next lower VF level and the new steady-state $_{676}$ temperatures of both the subsystems are predicted given $_{677}$ the constructed P_{cores} and P_{banks} . Throttling continues $_{676}$ until temperatures of both the manycore and the HBM $_{679}$ are below T_{thresh} . The DVFS policy then downgrades the $_{680}$ VF levels of selected clusters.

2) If no violation is predicted and thermal headroom exists $_{682}$ in both the subsystems, *MTCM* safely boosts clusters $_{683}$ to the next higher VF level. It is important to note that $_{684}$ constructing the HBM's P_{banks} requires the invocation $_{685}$ of our NN_m to predict the number of memory accesses $_{486}$ at the next potential VF levels. $_{687}$

VI. EXPERIMENTAL RESULT

688

689

A. Setup

We run our experiments using the CoMeT [31] simulator, 690 an integrated toolchain combining the well-known Sniper [35] 691 and Hotspot [15] simulators for performance and thermal sim- 692 ulation, respectively. The target system comprises a clustered 693 64-core processor and an eight-channel HBM. Each core has 694 private 32 KB L1 instruction and 32 KB L1 data caches, and 695 a private L2 256 KB cache. Each cluster on the manycore 696 groups eight cores, sharing one 8 MB LLC and one memory 697 controller, mapped to one of the eight channels of the HBM. 698 The HBM main memory is modeled based on the 16 GB 699 HBM2E in [12], having a 6.73 ns latency and 9.51 nJ per 700 access energy, obtained using Cacti-3DD [33]. Cluster-level 701 DVFS sets all the cores within a cluster to the same VF level 702 ranging from 1 to 4 GHz with boosting and throttling steps of 703 200 MHz. The temperature constraint on both the manycore 704 and the HBM is set to 80°C. A thermal violation on any 705 core of the manycore triggers the DTM, which transitions all 706 the cores to the minimum VF level. A thermal violation on 707 any bank of the HBM triggers the corresponding channel to a 708 low-power state until thermally safe operation is restored. In 709 our experiments, we use applications from the PARSEC [32] 710 and SPLASH-2 [14] benchmark suites, including: blackscholes, 711 bodytrack, canneal, streamcluster, fluidanimate, swaptions, 712 x264, barnes, cholesky, fft, fmm, lu.cont, lu.ncont, radix, 713 raytrace, water.nsq, and water.sp. These applications cover dif-714 ferent application domains., e.g., financial analytics, computer 715 vision, image processing, etc., and therefore have different 716 memory-/compute-intensity characteristics. All the applica- 717 tions are using the large input size and cover a variety of 718 compute and memory intensity characteristics. Each of these 719 applications can be executed at 2, 3, 4, or 5 parallel threads, 720 leading to a total of 68 unique applications. Using these 721 applications, we construct three workloads, each comprising 722 40 randomly selected multithreaded applications. In addition, 723 we sample the arrival times of applications in each workload 724 from a Poisson distribution at the four arrival rates: 120, 140, 725 160, and 180 applications per second, and each workload 726



Fig. 7. our *mtcm* demonstrates substantial performance gains by up to $1 \times$ for multiple workloads compared to the state-of-the-art comparison techniques, thereby underscoring the importance of jointly considering cache and thermal interference while optimizing performance of modern systems with clustered manycores and hbm!. in addition, our mtcm successfully operates both the manycore and the hbm! closer to the thermal constraint of the system compared to the state-of-the-art comparison techniques, thereby better harnessing the performance potentials of the system. (a) workload 1. (b) workload 2. (c) workload 3.

(b)

Avg. Application Arrival Rate (per Second)

727 is executed at each of the four arrival rates. The different 728 arrival rates in combination with the application mixes in each workload lead to different CPU and HBM utilization values, 729 730 i.e., core and cluster occupation, cache accesses, memory bank accesses, etc. In these experiments, our models are 731 732 exposed to scenarios that are unseen at training in terms of 733 cache contention behavior, number of applications per cluster, 734 number of threads per application, core occupation, and HBM 735 channel utilization.

(a)

B. Comparison Techniques 736

HBM

Our proposed MTCM is compared against the following two 737 techniques. 738

NeuroMap [4]: It is the closest state-of-the-art technique 739 ⁷⁴⁰ to our *MTCM*, which proposes a resource management policy that uses task migration and DVFS. It aims at maximizing 741 742 the overall system performance under a memory channeltemperature constraint without considering the temperature 743 of the manycore processor. Their proposed technique first 744 745 assigns memory channels to groups of cores, a strategy that 746 can be applied on our target platform where the cores are 747 also grouped into clusters and share a memory channel. 748 Then, periodically, *NeuroMap* adjust the application-to-cluster 749 mappings depending on the characteristics of the running 750 applications in a rule-based manner. For instance, if an 751 application is in a memory-intense phase, NeuroMap attempts ⁷⁵² to migrate it to the cluster that is mapped to the HBM channel 753 closest to the cooling system (the upper channels). Similarly, 754 a compute-intense application with very few memory accesses 755 can be mapped to clusters that use channels in the lower end 756 of the HBM stack. When NeuroMap fails to find such an 757 ideal application-to-cluster match, it employs DVFS to either throttle down or boost the clusters. However, none of these 758 decisions consider the temperature of the cores. 759

(c)

NeuroDTPM [4], [34]: As highlighted in Section II, none 760 of the state-of-the-art techniques has targeted the goal of 761 performance maximization under temperature constraints of 762 both the manycore and HBM subsystems. Therefore, we 763 further construct NeuroDTPM, a second comparison technique 764 that combines NeuroMap with DTPM [34], a state-of-the-765 art DVFS technique. DTPM aggressively boosts the cores 766 under a processor temperature constraint. With this addition, 767 NeuroDTPM now aims at maximizing the overall system 768 performance under the temperature constraints of both the 769 manycore and the HBM similar to our MTCM. 770

In the following evaluation experiments, temperature vio-771 lations on the HBM trigger the low-power mode on the 772 impacted memory channels, while temperature violations on 773 the manycore lead to throttling down the processor to the 774 minimum VF level, i.e., 1 GHz. 775

C. Evaluation Results

We present our evaluation experiments, where we compare 777 our MTCM against the two state-of-the-art techniques in terms 778 of performance, temperature, and thermal efficiency. Fig. 7 779 shows the performance and temperature results. 780

Compared Against NeuroMap: Our MTCM shows a superior 781 performance maximization ability compared to the NeuroMap, 782 scoring a significant improvement of 1x% on average across 783 all the workloads and arrival times, which can be explained as 784 follows. First, NeuroMap periodically sets the clusters to either 785 a low, medium, or high VF level depending on the memory 786 intensity of the running applications at their current execu-787 tion phase. This coarse-grained approach of setting the VF 788

789 levels of the clusters misses on the performance optimization 790 opportunities that are exploited by our fine-granularity DVFS ⁷⁹¹ policy. This can also be seen in the box plots on Fig. 7, 792 our MTCM better exploits the thermal headroom available 793 on both the manycore and the HBM at runtime. Second, 794 although the decisions of *NeuroMap* lead to a thermally safe 795 operation of the HBM more than 99.5% of the execution time, their technique does not monitor the impact of such decisions 796 the manycore. Consequently, as expected, the temperature 797 on constraint of the manycore is frequently violated, triggering the 798 TCC which throttles down all the clusters to the minimum VF 799 ⁸⁰⁰ level to restore the thermally safe operation. Although it has guaranteed a thermally safe operation of the HBM, the DVFS 801 802 decisions of NeuroMap lead to frequent triggers of the TCC which suppress the performance gains of their task migration 803 policy. This confirms the initial observation we have motivated 804 ⁸⁰⁵ in Section I-A, to consider the thermal effects on both the subsystems jointly. 806

Compared Against NeuroDTPM: Tackling the weaknesses 807 808 of NeuroMap, NeuroDTPM employs the more advanced TPM DVFS policy, which considers the temperature of 809 Dthe cores in its optimization. As expected, the performance 810 significantly improved compared to the NeuroMap, as is 811 ⁸¹² now a thermally safe operation of both the subsystems is 813 maintained 99.1% of the execution time. As can bee seen the box plots in Fig. 7, NeuroDTPM manages to better 814 in 815 utilize the thermal headroom available on the manycore thanks 816 to its advanced DVFS policy from DTPM [34], with the 817 exception of minor violations in less than 1% throughout the 818 execution. The occasional thermal violations are only seen 819 less than 1% of the time, on the 99th quantile and some 820 upper outliers, which is expected due to sudden bursts in 821 power consumption of either the manycore of the HBM. 822 This also implies that the TCC is triggered less frequently, 823 thus sustaining the performance improvements over time. ⁸²⁴ Nevertheless, our MTCM still outperforms NeuroDTPM with ⁸²⁵ an average performance improvement of 25.4% across all the 826 experiments. This is due to the different application-to-cluster mappings, both the task migration policies apply at runtime. 827 While NeuroMap does not consider the cache contention 828 829 effects, our MTCM's migration policy selects mappings that 830 lead to the least contention between the corunning applica-831 tions on a cluster, reducing the slowdown observed in their 832 execution time, thereby further harnessing the performance 833 potentials of the system. These results highlight the initial 834 observation in our work that ignoring cache contention effects ⁸³⁵ in such architectures leads to suboptimal resource management 836 decisions.

To further analyse the results of the experiments, we present in Fig. 8 the thermal efficiency achieved by the three techniques at runtime, computed as the average number of millions even of executed IPS per unit of temperature. The previously observed trends are maintained, where *MTCM* demonstrates are a higher level of thermal efficiency compared to the other two techniques. *NeuroMap* shows the lowest thermal efficiency even across all the workloads and arrival rates, mainly due to its long execution time, low average IPS and high number of thermal violations on the manycore side. *NeuroDTPM* shows a





Fig. 8. Compared to the two state-of-the-art comparison techniques, our *MTCM* consistently executes more IPS per unit of temperature, thereby achieving an improved thermal efficiency across all the workloads and arrival rates. (a) Workload 1. (b) Workload 2. (c) Workload 3.



Fig. 9. With 17 unique applications in the dataset, running a leave-groupout cross-validation with a 17-fold for NN_m and a 50-fold for NN_p , where random groups of applications are excluded in each iteration, shows that the performance of our models on unseen applications is minimal across the folds with a mean MAPE that is only marginally higher than the MAPE obtained with a random split of the training/test dataset. This highlights the applicationindependence of our models and their ability to generalize to unseen traces, which is further demonstrated when the model is used on larger workloads and unseen scenarios.

significantly better thermal efficiency compared to *NeuroMap*, ⁸⁴⁷ thanks to the fine-granularity *DTPM* DVFS and its thermally ⁸⁴⁸ safety operation on both the manycore and the HBM. These ⁸⁴⁹ results demonstrate that the joint consideration of cache contention and temperature of both the manycore and the HBM ⁸⁵¹ can lead to a better harnessing of the performance potentials ⁸⁵² of the system without violating its thermal constraints. ⁸⁵³

854

D. Generalization Analysis

As presented in the previous section, *MTCM* has demonstrated substantial performance gains over *NeuroMap* and ⁸⁵⁶ *NeuroDTPM*, while maintaining a thermally safe operation of ⁸⁵⁷ both the manycore and the HBM, even when our NN models ⁸⁵⁸ are faced with unseen workloads and scenarios. We further ⁸⁵⁹ analyse this generalization aspect by conducting a set of ⁸⁶⁰ *Leave-Group-Out (GroupKFold)* cross-validation experiments. ⁸⁶¹ In K iterations, our dataset is shuffled and split such that each ⁸⁶² fold has an unique set of groups of applications. For each ⁸⁶³ fold, a specific portion of the groups is used as the validation ⁸⁶⁴ set, while the remaining groups form the training set. This ⁸⁶⁵ TABLE II LIGHTWEIGHTNESS, HIGH ACCURACY, AND LOW MEMORY FOOTPRINT OF OUR FOUR NN MODEL ALLOW BOTH OUR POLICIES TO PERFORM EFFECTIVE RESOURCE MANAGEMENT AT RUNTIME WITHIN THEIR ALLOCATED EPOCH LENGTHS AT A NEGLIGIBLE OVERHEAD

Migration Policy				DVFS Policy		
Performance	Memory Access	Core TM	HBM TM	Memory Access	Core TM Model	НВМ ТМ
NNp	NN _m	NN _{cores}	NN _{hbm}	NN _m	NN _{cores}	NN _{hbm}
64.5 μs	7.5 μs	25.5 μs	8 µs	4.4 μs	15.3 μs	4.8 μs

866 guarantees that the validation set for each fold contains groups ⁸⁶⁷ not seen during training in that fold. It is important to note that 868 our NN-based thermal models, i.e., NN_{cores} and NN_{hbm} cannot ⁸⁶⁹ be considered in this generalization analysis through cross-870 validation as their training data is synthetically generated and 871 does not contain application-specific per-core and per-bank 872 power maps. For NN_m and NN_p, we use LeaveOneGroupOut 873 from the sklearn library to conduct the cross-validation experiments. Since, the training data of our NN_m is limited to single 874 875 applications, we run a 17-fold exploration, corresponding to $_{876}$ the number of unique applications in the dataset. For NN_p, 877 we cap the folding to 50 groups with each group having 878 up to three applications, corresponding to the number of 879 applications involved in a migration scenario, in addition to 880 cases where the destination cluster is empty. This leads to the ⁸⁸¹ exploration of scenarios where up to 24% of the applications ⁸⁸² are unseen during training. In all these experiments, we 883 use the final models described in Table I. Fig. 9 shows the 884 results of these experiments. For the NN_m, a steady error 885 distribution is observed across the validation set in all the see folds, except for one scenario, K = 2, where we observe slightly higher deviation from the mean. This is due to 887 a 888 the fact that excluding *canneal* leads to the exclusion of a ⁸⁸⁹ significant number of data slices from the dataset as *canneal*'s 890 execution time is significantly longer than most applications in the two benchmark suites. Still, the mean MAPE is 0.49%, 891 ⁸⁹² only marginally higher than the 0.3% observed when training 893 with the randomly split dataset in Section IV.

A similar behavior is observed in the training of NN_p. In folds like K = 36, we observe a significantly lower MAPE compared to the mean MAPE, as that fold comprises less complex migration scenarios, where the destination cluster is empty. On the other extreme, folds like K = 21 with *canneal* excluded from the training set, show a significantly higher MAPE compared to the mean. Nevertheless, the mean MAPE is 2.7%, only 0.4% higher than the MAPE observed when training with the randomly split dataset in Section IV.

903 E. Overhead Analysis

To analyse the overhead of *MTCM*, we run additional experiments where the technique is bundled as a singlethreaded application that is mapped to a single core on our target platform, and executed at the maximum supported VF workloads and arrival rates from the evaluation experiments workloads and arrival rates from the evaluation experiments in Section VI-A are reused. Table II shows the average time spin spent per epoch in each phase of our proposed technique across all the experiments. *MTCM*'s DVFS policy takes 24.6 μ s on ⁹¹² average to boost or throttle clusters, representing 2.46% of ⁹¹³ the adopted 1 ms DVFS epoch on a single core. *MTCM*'s ⁹¹⁴ migration policy takes 105.5 μ s on average to find a migration ⁹¹⁵ option and apply it, equivalent to 1.05% of the 10 ms migration ⁹¹⁶ epoch on a single core. Therefore, the benefits of our proposed ⁹¹⁷ *MTCM* can be obtained with a negligible overhead on our ⁹¹⁸ target 64-core processor. ⁹¹⁹

VII. CONCLUSION

We presented *MTCM*, the first resource management technique that considers cache contention in maximizing the system performance, while maintaining thermal safety on the modern systems with a clustered manycore and HBM. ⁹²⁴ Enabled by our fast, yet accurate, lightweight NN models for performance, memory access, and temperature prediction, ⁹²⁶ our task migration and DVFS policies can perform thermally safe resource management at runtime, even when exposed to scenarios that are unseen at design time. As a result, ⁹²⁹ our *MTCM* achieves substantial performance improvements compared to the state-of-the-art, validating the significance of jointly considering the contention and temperature problems within performance maximization in the systems with manycores and HBM.

REFERENCES

- "Intel[®] xeon[®] CPU max series." 2023. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/ 2023-01/xeon-cpu-max-series-product-brief.pdf
- K. Son et al., "Thermal and signal integrity co-design and verification 939 of embedded cooling structure with thermal transmission line for high 940 bandwidth memory module," *IEEE Trans. Compon., Packag. Manuf.* 941 *Technol.*, vol. 12, no. 9, pp. 1542–1556, Sep. 2022. 942
- [3] Y. Shen, L. Schreuders, A. Pathania, and A. D. Pimentel, "Thermal 943 management for 3D-stacked systems via unified core-memory power 944 regulation," ACM Trans. Embedded Comput. Syst., vol. 22, no. 5S, 945 p. 120, Sep. 2023. [Online]. Available: https://doi.org/10.1145/3608040 946
- S. Pandey and P. R. Panda, "NeuroMap: Efficient task mapping of deep 947 neural networks for dynamic thermal management in high-bandwidth 948 memory," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, 949 vol. 41, no. 11, pp. 3602–3613, Nov. 2022.
- [5] Intel 64 and IA-32 Architectures Software Developer's Manual, Intel 951 Corp., Santa Clara, CA, USA, 2016.
- [6] B. Pourmohseni, S. Wildermann, F. Smirnov, P. E. Meyer, and 953 J. Teich, "Task migration policy for thermal-aware dynamic 954 performance optimization in many-core systems," *IEEE Access*, vol. 10, 955 pp. 33787–33802, 2022. 956
- [7] M. B. Sikal, H. Khdr, M. Rapp, and J. Henkel, "Machine learning-based 957 thermally-safe cache contention mitigation in clustered manycores," in 958 *Proc. 60th ACM/IEEE Design Autom. Conf. (DAC)*, 2023, pp. 1–6. 959
- [8] T. Marinakis, S. Kundan, and I. Anagnostopoulos, "Meeting power constraints while mitigating contention on clustered multiprocessor system," 961 *IEEE Embedded Syst. Lett.*, vol. 12, no. 3, pp. 99–102, Sep. 2020.

920

- 963 [9] M. Rapp, M. B. Sikal, H. Khdr, and J. Henkel, "SmartBoost: Lightweight
 ML-driven boosting for thermally-constrained many-core processors," in
 Proc. Design Autom. Conf. (DAC), 2021, pp. 265–270.
- J. Henkel, H. Khdr, and M. Rapp, "Smart thermal management for heterogeneous multicores," in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*, 2019, pp. 132–137.
- 969 [11] M. B. Sikal, H. Khdr, M. Rapp, and J. Henkel, "Thermal- and cacheaware resource management based on ML-driven cache contention prediction," in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*, 2022, pp. 1384–1388.
- 973 [12] C.-S. Oh et al., "22.1 a 1.1V 16GB 640GB/s HBM2E DRAM with
 a data-bus window-extension technique and a synergetic on-die ECC
 975 scheme," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2020,
 976 pp. 330–332.
- 977 [13] S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and
 778 T. Moscibroda, "Reducing memory interference in multicore systems
 979 via application-aware memory channel partitioning," in *Proc. 44th Annu.*980 *IEEE/ACM Int. Symp. Microarchit.*, 2011, pp. 374–385.
- 981 [14] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta,
 "The SPLASH-2 programs: Characterization and methodological considerations," in *Proc. Int. Symp. Comput. Archit. (ISCA)*, 1995,
 984 pp. 24–36.
- 985 [15] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R. Stan, "HotSpot: A compact thermal modeling methodology for early-stage VLSI design," *IEEE Trans. Very Large Scale Integr.*988 (VLSI) Syst., vol. 14, no. 5, pp. 501–513, May 2006.
- 989 [16] V. Pallipadi and A. Starikovskiy, "The ondemand governor," in *Proc. Linux Symp.*, 2006, pp. 1–18.
- [17] A. Sridhar, A. Vincenzi, M. Ruggiero, T. Brunschwiler, and D. Atienza,
 "3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2010, pp. 463–470.
- H. Sultan and S. R. Sarangi, "A fast leakage aware thermal simulator for
 3D chips," in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*,
 2017, pp. 1733–1738.
- 998 [19] H. Sultan, A. Chauhan, and S. R. Sarangi, "A survey of chip-level thermal simulators," *ACM Comput. Surv.*, vol. 52, no. 2, p. 42, Apr. 2019.
 [Online]. Available: https://doi.org/10.1145/3309544
- Y. G. Kim, M. Kim, J. Kong, and S. W. Chung, "An adaptive thermal management framework for heterogeneous multi-core processors," *IEEE Trans. Comput.*, vol. 69, no. 6, pp. 894–906, Jun. 2020.
- 1004 [21] S. Kundan and I. Anagnostopoulos, "A machine learning approach for improving power efficiency on clustered multi-processor system," in *Proc. Int. Symp. Circuits Syst. (ISCAS)*, 2020, pp. 1–5.
- 1007 [22] N. Mishra, J. D. Lafferty, and H. Hoffmann, "ESP: A machine learning
- approach to predicting application interference," in *Proc. Int. Conf. Auton. Comput. (ICAC)*, 2017, pp. 125–134.

- [23] S. Dey, A. K. Singh, X. Wang, and K. D. McDonald-Maier, "DeadPool: 1010 Performance deadline based frequency pooling and thermal management 1011 agent in DVFS enabled MPSoCs," in *Proc. 6th IEEE Int. Conf. Cyber* 1012 *Security Cloud Comput. (CSCloud) 5th IEEE Int. Conf. Edge Comput.* 1013 *Scalable Cloud (EdgeCom)*, 2019, pp. 190–195. 1014
- [24] D. Liu, S.-G. Yang, Z. He, M. Zhao, and W. Liu, "CARTAD: Compiler- 1015 assisted reinforcement learning for thermal-aware task scheduling and 1016 DVFS on multicores," *IEEE Trans. Comput.-Aided Design Integr.* 1017 *Circuits Syst.*, vol. 41, no. 6, pp. 1813–1826, Jun. 2022. 1018
- [25] M. Rapp, H. Khdr, N. Krohmer, and J. Henkel, "NPU-accelerated imita- 1019 tion learning for thermal optimization of QoS-constrained heterogeneous 1020 multi-cores," ACM Trans. Design Autom. Electr. Syst., vol. 29, no. 1, 1021 p. 16, 2024. 1022
- [26] H. Kim et al., "Signal integrity analysis of through-silicon via (TSV) 1023 with a silicon dioxide well to reduce leakage current for high-bandwidth 1024 memory interface," *IEEE Trans. Compon., Packag. Manuf. Technol.*, 1025 vol. 13, no. 5, pp. 700–714, May 2023. 1026
- [27] W.-H. Lo, K.-Z. Liang, and T. Hwang, "Thermal-aware dynamic page 1027 allocation policy by future access patterns for hybrid memory cube 1028 (HMC)," in *Proc. Design, Autom. Test Europe Conf. (DATE)*, Mar. 2016, 1029 pp. 1084–1089.
- [28] High Bandwidth Memory DRAM (HBM3), JEDEC Standard JESD238A, 1031 2022. 1032
- [29] D. G. Feitelson and L. Rudolph, "Metrics and benchmarking for parallel 1033 job scheduling," in *Proc. Workshop Job Scheduling Strategies Parallel* 1034 *Process.*, 1998, pp. 1–24.
- [30] S. Boyd-Wickizer et al., "Corey: An operating system for many cores," 1036 in Proc. Symp. Oper. Syst. Design Implement. (OSDI), 2008, pp. 1–15. 1037
- [31] L. Siddhu et al., "CoMeT: An integrated interval thermal simulation 1038 toolchain for 2D, 2.5D, and 3D processor-memory systems," ACM 1039 Trans. Archit. Code Optim., vol. 19, no. 3, p. 44, Aug. 2022. [Online]. 1040 Available: https://doi.org/10.1145/3532185 1041
- [32] C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark 1042 suite: Characterization and architectural implications," in *Proc. Parallel* 1043 *Archit. Compilation Techn. (PACT)*, 2008, pp. 72–81.
- [33] K. Chen, S. Li, N. Muralimanohar, J. H. Ahn, J. B. Brockman, and 1045 N. P. Jouppi, "CACTI-3DD: Architecture-level modeling for 3D die- 1046 stacked DRAM main memory," in *Proc. Design, Autom. Test Europe* 1047 *Conf. Exhibit. (DATE)*, 2012, pp. 33–38. 1048
- [34] G. Bhat, G. Singla, A. K. Unver, and U. Y. Ogras, "Algorithmic 1049 optimization of thermal and power management for heterogeneous 1050 mobile platforms," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, 1051 vol. 26, no. 3, pp. 544–557, Mar. 2018. 1052
- [35] T. E. Carlson, W. Heirman, and L. Eeckhout, "Sniper: Exploring the level 1053 of abstraction for scalable and accurate parallel multi-core simulation," 1054 in *Proc. High Perform. Comput., Netw., Storage Anal. (SC)*, 2011, 1055 pp. 1–12. 1056