FlexBCM: Hybrid Block-Circulant Neural Network and Accelerator Co-Search on FPGAs

Wenqi Lou, Member, IEEE, Yunji Qin, Xuan Wang[®], Lei Gong[®], Member, IEEE, Chao Wang[®], Senior Member, IEEE, and Xuehai Zhou[®]

Abstract-Block-circulant matrix (BCM) compression has 1 2 garnered much attention in the hardware acceleration of convolu-3 tional neural networks (CNNs) due to its regularity and efficiency. 4 However, constrained by the difficulty of exploring the compres-5 sion parameter space, existing BCM-based methods often apply 6 a uniform compression parameter to all CNN models' layers, 7 losing the compression's flexibility. Additionally, independently 8 optimizing models or accelerators makes achieving the optimal 9 tradeoff between model accuracy and hardware efficiency chal-10 lenging. To this end, we propose FlexBCM, a joint exploration 11 framework that efficiently explores both the parameter com-12 pression and hardware parameter space to generate customized 13 hybrid BCM-compressed CNN and field-programmable gate 14 array (FPGA) accelerator solutions. On the algorithmic side, 15 leveraging the idea of neural architecture search (NAS), we design 16 an efficient differentiable sampling method to rapidly evaluate 17 the accuracy of candidate subnets. Additionally, we devise a 18 hardware-friendly frequency domain quantization scheme for 19 BCM computation. On the hardware side, we develop the effi-20 cient and parameter-configurable convolutional core (ConvPU) 21 alongside the BCM computing core (BCMPU). The BCMPU can 22 flexibly accommodate different compression parameters at run-23 time, incorporate complex-number DSP packing and conjugate 24 symmetry optimizations. For model-to-hardware evaluation, we 25 construct accurate latency and resource consumption models. ²⁶ Moreover, we design a fast hardware generation algorithm based 27 on the coarse-grained search to provide prompt feedback on the 28 hardware evaluation of the current subnet. Finally, we validate 29 FlexBCM on the Xilinx ZCU102 FPGA and compare its com-30 pressed CNN-accelerator solutions with previous state-of-the-art 31 works. Experimental results demonstrate that FlexBCM achieves 32 1.21-3.02 times higher-computational efficiency for ResNet18 and 33 ResNet34 models while maintaining an acceptable accuracy loss 34 on the ImageNet dataset.

Manuscript received 31 July 2024; accepted 1 August 2024. This work was supported in part by the National Key Research and Development Program of China under Grant 2022YFB4501600 and Grant 2022YFB4501603; in part by the National Natural Science Foundation of China under Grant 62102383, Grant 61976200, and Grant 62172380; in part by the Jiangsu Provincial Natural Science Foundation under Grant BK20210123; and in part by the Youth Innovation Promotion Association CAS under Grant Y2021121. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailev. (*Corresponding authors: Lei Gone: Chao Wane.*)

Wenqi Lou is with the School of Software Engineering, University of Science and Technology of China, Hefei 230026, China, and also with the Suzhou Institute for Advanced Research, University of Science and Technology of China, Suzhou 215123, China (e-mail: louwenqi@ustc.edu.cn).

Yunji Qin, Xuan Wang, Lei Gong, Chao Wang, and Xuehai Zhou are with the School of Computer Science, University of Science and Technology of China, Hefei 230026, China (e-mail: leigong0203@ustc.edu.cn; cswang@ustc.edu.cn).

Index Terms—Algorithm-hardware co-exploration, convolutional neural network (CNN) compression, field-programmable gate array (FPGA). 37

1

38

I. INTRODUCTION

▼NNS HAVE achieved a series of remarkable achieve-39 ments in computer vision [1], [2], [3]. However, 40 their ever-increasing computational and memory volume 41 makes their deployment challenging, especially in resource-42 constrained embedded scenarios. To this end, model 43 compression has emerged as an effective method to reduce 44 model redundancy [4], [5], [6]. Early unstructured pruning 45 reduces the model's size but introduces irregularity in com-46 putation and memory access, significantly complicating the 47 hardware design. Therefore, researchers have subsequently 48 proposed regular compression methods. Among them, block-49 circulant matrix (BCM) compression has become a promising 50 technique for deploying neural networks [7], [8], [9] on field-51 programmable gate arrays (FPGAs) due to its regular structure 52 and expressive power. 53

Despite the remarkable results of BCM compression in 54 model deployment, the current BCM-based hardware acceleration works still face the following limitations. 56

- 1) Constrained Compression Space: Due to the FFT/IFFT 57 operations involved in the computation, the BCM-based 58 work usually sets the block size (BS) to a power of 2, 59 e.g., 4, 8, and 16. Then, all layers in the model are sub-60 jected to a uniform compression parameter [7], [8], [9]. 61 This scheme limits the compression space and neglects 62 that convolutional layers vary in their sensitivity to 63 compression. Fig. 1 illustrates the variation in accuracy 64 among different compression schemes with a simi-65 lar compression ratio for the ResNet18 (RN18) and 66 ResNet34 models. 67
- 2) Separate Model Compression and Hardware Design: 68 Previous works typically rely on expert experience 69 to set appropriate model compression parameters and 70 corresponding hardware design parameters. Although 71 separate optimization at the algorithmic and hardware 72 levels is feasible, research has shown that there are 73 interactions between algorithms and hardware, and 74 optimization at different stages often yields only subop-75 timal solutions [10], [11], [12]. 76

However, solving the above problem encounters the follow-77 ing challenges. 78

Digital Object Identifier 10.1109/TCAD.2024.3439488

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Effect of block size on model accuracy in BCM compression for (a) RN18 on CIFAR-10 and (b) RN34 on ImageNet-100 datasets. "Vanilla" denotes the uncompressed model; "hBS" indicates layer-wise hybrid block size selection; and "-r/o" indicates random or optimized selection.

- 1) At the algorithmic level, hybrid BCM compression
 with layer-wise granularity entails a considerably larger
 search space. For instance, RN34 has a compression
 space greater than 10¹⁹, and the expanded compression
 space does not guarantee good accuracy (e.g., "hBS-r"
 in Fig. 1). Training all possible subnets to obtain the
 accuracy ranking involves prohibitive time costs.
- At the hardware level, previous accelerators based on
 BCM compression adopt a fixed dataflow. After static
 configuration, the accelerators cannot support different
 block sizes at runtime. Hence, a flexible computing core
 is required to support compressed convolutional layers
 with different block sizes.
- 3) At the model-to-hardware evaluation level, in addition to accuracy evaluations, joint search considering layer-wise compression/hardware parameters necessitates frequent feedback on the subnet's hardware metrics. Therefore, accurately and promptly generating optimized accelerators for subnets is also vital to the quality and cost of the co-search [13], [14], [15].
- To address the above challenges, we propose FlexBCM, 99 joint search framework for layer-wise compression and 100 a hardware parameters to balance model accuracy and hard-101 ware efficiency. First, regarding the accuracy evaluation of 102 subnets, we establish a supernet structure where each layer 103 104 encompasses all candidate operators. By designing effective differentiable sampling methods, we can address the problem 105 operator selection using gradient optimization. Second, for 106 Of convolutional layers with different parameter configurations, 107 we devise dedicated hardware computation cores to ensure 108 109 the execution efficiency of the model. Particularly, a highly 110 optimized BCM computing core (BCMPU) is designed to ¹¹¹ support different compression parameters flexibly. Finally, in 112 the hardware evaluation of subnets, we model the hardware 113 computation cores and design a rapid hardware generation 114 algorithm using genetic algorithms to achieve rapid feedback 115 on hardware evaluation.

¹¹⁶ In summary, this work makes the following contributions.

 To avoid the heavy retraining overhead of numerous subnets, we design a supernet based on weight sharing and propose a simple yet effective differentiable sampling method to assess candidate subnets' accuracy. Besides, we develop a hardware-friendly frequencydomain quantization scheme to facilitate hardware gains.

TABLE I Key Parameters and Variables for the Design

Acronyms	Description
R, C	Rows and columns of the feature map
N, M	Input and output channels of the feature map
K, BS	Kernel size, the block size in BCM compression
\mathcal{O},\mathcal{P}	Operator search space and operator selection probability
T_r, T_c	The tiling factor on the row and column dimension
T_n, T_m	The unroll factor on the input and output channels
\mathcal{D}, \mathcal{R}	Usage of digital signal processing (DSP) and BRAMs
${\mathcal F}, {\mathcal L}$	Hardware parameter variables, latency value



Fig. 2. BCM compression flow of matrix-vector multiplication.

- To efficiently and flexibly support different compression 123 parameters, we design the customized convolutional core 124 and BCM core, where the BCM core can accommodate 125 different compression parameters at runtime and contains targeted optimizations, such as complex-number 127 DSP packing and conjugate symmetry. 128
- To rapidly provide the hardware evaluation of the 129 subnets, we accurately model the latency and resource 130 consumption of the computational cores, and based on 131 this, we design a heuristic hardware generation algo-132 rithm based on the coarse-grained search and parallel 133 optimization.
- 4) We validate FlexBCM on the Xilinx ZCU102 FPGA. ¹³⁵ Experimental results demonstrate that FlexBCM effec- ¹³⁶ tively explores the joint search space in a brief time ¹³⁷ (1 GPU day), and compared to previous works, the ¹³⁸ searched solutions achieve 1.21–3.02 times higher- ¹³⁹ computational efficiency with acceptable accuracy ¹⁴⁰ degradation. ¹⁴¹

II. BACKGROUND AND RELATED WORK 142

In this section, we introduce the basis of the BCM compression, the application of mainstream neural architecture search (NAS) methods, and related work. Table I summarizes the key parameters and variables involved in the remainder of this article. 147

A. Block-Circulant Matrix Compression

BCM compression splits the matrix $(W \in \mathbb{R}^{M \times N})$ into ¹⁴⁹ $p \times q$ square sub-blocks, where $p = \lceil (M/BS) \rceil$ and $q = {}_{150} \lceil (N/BS) \rceil$. A circulant sub-block $(W_{ij}, i \in [0, p), j \in [0, q))$, ¹⁵¹ shown in Fig. 2, has each column vector as a cyclic shift of ¹⁵² the previous one by one element. Thus, only one column is ¹⁵³ required, reducing the memory storage complexity from $O(n^2)$ ¹⁵⁴ to O(n). Moreover, the product of W_{ij} and x_j equals the circular ¹⁵⁵ convolution of a_{ij} and x_j , which can be accelerated by the fast ¹⁵⁶ Fourier transform (FFT), as follows: ¹⁵⁷

$$W_{ij} \times x_j = \mathcal{F}^{-1} \big(\mathcal{F} \big(a_{ij} \big) \odot \mathcal{F} \big(x_j \big) \big)$$
 (1) 158

¹⁵⁹ where \mathcal{F} and \mathcal{F}^{-1} represent FFT and IFFT transformations, ¹⁶⁰ respectively, and \odot denotes Hadamard product. Finally, BCM ¹⁶¹ compression reduces computational complexity from $O(n^2)$ to ¹⁶² $O(n \log n)$ in a regular manner, making it suitable for hardware ¹⁶³ acceleration.

¹⁶⁴ For convolution layer, it can be regarded as a series of ¹⁶⁵ matrix-vector multiplication operations, that is

166
$$O[:][r][c] = W[:, :, k_i, k_j] \times I[:][r+k_i][c+k_j].$$
 (2)

¹⁶⁷ where $W \in \mathbb{R}^{M \times N \times K \times K}$ is the weight tensor, *I* and *O* are ¹⁶⁸ the input and output tensors, respectively, and $r/c/k_i/k_j$ is ¹⁶⁹ the index of the cycle on their respective dimensions. We ¹⁷⁰ constrain each submatrix (W_{i,j,k_i,k_j} , $i \in [0, \lceil (M/BS) \rceil)$, $j \in$ ¹⁷¹ [0, $\lceil (N/BS) \rceil$) to follow a circulant pattern. It can be seen that ¹⁷² setting *BS* to the power of 2 enhances the computational gains ¹⁷³ due to the FFT/IFFT operations. Balancing the computation ¹⁷⁴ benefits with model accuracy, previous studies [8], [9] have ¹⁷⁵ often empirically set the *BS* to 4/8/16 and applied it to the ¹⁷⁶ entire model.

177 B. Neural Architecture Search

NAS has garnered considerable attention for its automated r9 exploration of neural network architectures. The initial NAS method trains each subnet from the search space to assess r1 its accuracy level and update the controller, incurring a r2 prohibitive cost [16]. As a remedy, ENAS [17] constructs an over-parametrized supernet, enabling the evaluation of all rate architectures using its parameter subset. This strategy, comrest monly called *weight sharing*, has been widely adopted. Later, based on reinforcement learning (RL) and evolutionary algorithms (EAs) in searching within discrete spaces, which leads to substantial architecture evaluations required. To this end, DARTS introduces the differentiable NAS (DNAS) concept, relaxing the discrete search strategy through a *Softmax* way

$$\mathcal{A}^{l} = \sum_{i=1}^{|\mathcal{O}|} \frac{\exp(\alpha_{i}^{l})}{\sum_{i'=1}^{|\mathcal{O}|} \exp(\alpha_{i'}^{l})} \times \mathcal{O}_{i}(\mathcal{A}^{l-1}).$$
(3)

¹⁹³ Here, \mathcal{A}^{l-1} is the output of the previous layer, and \mathcal{O} denotes ¹⁹⁴ the predefined operator space. α_i^l means the architectural ¹⁹⁵ parameter of operator \mathcal{O}_i in the *l*th searchable layer. Similarly, ¹⁹⁶ FBNet [19] employs a Gumbel-Softmax (GS) approximation, ¹⁹⁷ probabilistically sampling a path from the candidate paths

198
$$\mathcal{A}^{l} = \sum_{i=1}^{|\mathcal{O}|} GS\left(\alpha_{i}^{l} \mid \alpha^{l}\right) \times \mathcal{O}_{i}\left(\mathcal{A}^{l-1}\right).$$
(4)

¹⁹⁹ Thus, DNAS has evolved into an optimization process for a ²⁰⁰ set of continuous variables $\alpha = \{\alpha_i^l\}$. On this basis, researchers ²⁰¹ further incorporate hardware constraints into the objective ²⁰² function and optimize the search process for a target hardware ²⁰³ platform [20], [21], [22]. This type of work is commonly ²⁰⁴ referred to as hardware-aware NAS.

205 C. Algorithm and Hardware Co-Optimization

Researchers initially focused on computation and memory 207 access optimizations for convolutional neural networks (CNNs) and designed a series of dedicated accelerators [23], 208 [24], [25], [26], [27]. They then introduced algorithmic opti- 209 mizations and adapted them on the hardware side to achieve 210 a synergy between algorithm and hardware [28], [29], [30], 211 such as accelerators for quantized or compressed neural 212 networks. However, recent research has shown that staged 213 algorithmic/hardware optimization makes it hard to achieve 214 an optimal solution. Therefore, algorithm and hardware co- 215 search research has emerged. Jiang et al. [10] performed a 216 joint search for the network architecture and the accelerator's 217 parallel parameters on FPGAs using the RL method, achieving 218 significant overall performance improvement. However, the 219 scalability was limited by the cost of the search. To address 220 this, Li et al. [11] introduced EDD, which conducted co-search 221 for networks and accelerators in a differentiable manner, 222 thereby enhancing search efficiency. Nevertheless, EDD used 223 hardware-agnostic metrics to model the hardware. To this end, 224 Fan et al. [12] established a latency predictor for their single- 225 core hardware architecture to achieve rapid feedback for the 226 hardware evaluation. Furthermore, Lou et al. [31] designed a 227 rapid evaluation function for model deployment on multicore 228 accelerators to enable a broader co-search space.

As NAS technology has evolved, researchers are beginning to explore a wider range of hardware and algorithm ²³¹ co-optimization opportunities [32]. For example, Fasfous ²³² et al. [33] jointly explored the layer-wise quantization bitwidth and accelerator design. Liang et al. [34] jointly searched ²³⁴ the compressed model (irregular) and accelerator based on ²³⁵ hardware analytical modeling. Thus, in this article, drawing ²³⁶ inspiration from the above advancements, we endeavor to ²³⁷ surmount the limitations in BCM compression with the help ²³⁸ of DNAS technology and further explore the potential of ²³⁹ hardware-software co-search. ²⁴⁰

III. FRAMEWORK

Given the target model, FPGA specifications, and frames ²⁴² per second (FPS) settings, FlexBCM automatically generates ²⁴³ tailored BCM-compressed CNNs and accelerators to balance model accuracy and hardware efficiency. The overall ²⁴⁵ framework (refer to Fig. 3) consists of two key components: ²⁴⁶ 1) the differentiable compressor and 2) the fast hardware ²⁴⁷ evaluator. These components work together to enable the ²⁴⁸ joint exploration of compression parameters (*BS*-1/4/8/16) and ²⁴⁹ accelerator structures (tiling and parallelism factors). ²⁵⁰

Section IV details the differentiable compressor, where we 251 construct a supernet containing all candidate compression 252 operators based on weight sharing. This supernet includes the 253 vanilla convolution operator (*BS*-1) to copy with different sce- 254 nario requirements. We then introduce a novel differentiable 255 sampling algorithm to efficiently explore the compression 256 space (\mathcal{O}). Besides, we adopt a hardware-friendly frequency- 257 domain quantization scheme for the BCM compression. 258

Following this, Section V describes the hardware architecture designed to support these compressed models. We construct a generic convolutional computing core (ConvPU) 261 and a specialized BCMPU. The BCMPU is designed to flexibly support various compression parameters and incorporates 263



Fig. 3. Overview of our FlexBCM co-search framework.

²⁶⁴ optimizations, such as complex conjugate symmetry and mul-²⁶⁵ tiplication DSP packing, which help to reduce computation ²⁶⁶ and storage overhead.

²⁶⁷ On this basis, we perform accurate resource and ²⁶⁸ performance modeling of the accelerator to reflect the actual ²⁶⁹ execution of the convolutional layers. We develop a fast ²⁷⁰ hardware generation algorithm based on the genetic algorithm, ²⁷¹ as detailed in Section VI. This section explains how we ²⁷² leverage genetic algorithms to optimize hardware generation, ²⁷³ ensuring efficient mapping of the CNN operations onto the ²⁷⁴ FPGA in a brief time.

In summary, our framework not only provides a method for compressing CNNs but also includes the tools necessary for implementing these models on FPGA hardware, optimizing for both performance and efficiency. Following the DNAS work, we use bi-level optimization (5) to solve this joint search problem. In addition, we introduce a hardware loss term (L_{hw}) in the final loss function to guide the compression operator search process at the algorithmic level

283
$$\min_{\alpha} L_{val}(w^*, \alpha) + \lambda L_{hw}(\alpha, F^*)$$

s.t.
$$w^* = \arg\min L_{\text{train}}(w, \alpha)$$

s.t. $F^* = \arg\min_{\Gamma} L_{hw}(\alpha, F)$

28

s.t.
$$hw_{\text{cost}}(\alpha, F^*) < hw_{\text{limit}}$$
 (5)

²⁸⁷ where *w* is the supernet weight; α denotes the operator ²⁸⁸ selection probability, also called architectural parameters; and ²⁸⁹ L_{val} and L_{train} are the validation and training loss of the ²⁹⁰ supernet, respectively. F^* denotes the optimized FPGA accel-²⁹¹ erator, searched under the target hardware resource constraints ²⁹² (hw_{limit}), to quickly provide hardware evaluation. λ is a ²⁹³ hyperparameter that controls the tradeoff between terms.

294 IV. ALGORITHM DESIGN

In this section, we provide a detailed explanation of the methods and steps taken to achieve efficient compression and quantization, including a moderate sampling algorithm and a hardware-friendly frequency-domain quantization algorithm.

299 A. Moderate Differentiable Sampling

To avoid repeatedly training subnets with different *BS* values, we first construct a supernet that contains all candidate compression operators in each layer, following the approach of the DNAS works [11].

However, directly applying the GS method in the BCM so5 compression scenario results in a biased search, as shown in Fig. 4(a). For clarity, we use layer six as an example, but



Fig. 4. Probability distributions of each operator in the sixth layer of the RN18 without imposing any computation-cost constraints under different search methods: (a) *GS* method; (b) *Softmax* method; and (c) our proposed *M-GS* method.

TABLE II Comparison of Search Methods (Tested on a Single NVIDIA RTX 3090 GPU With 24 GB of Video Memory)

Method	Memory	Search Time	Constraints	Top-1				
	[GPU-GB]	[GPU-hours]	[Max.FLOPs]	Accuracy [%]				
Search fo	r RN18 on	CIFAR10:						
GS	6.7	1.59	None / 30%	94.69 / 93.86				
Softmax	11.7	5.25	None / 30%	95.40 / 94.17				
M-GS	8.5	2.64	None / 30%	95.56 / 94.26				
Search for RN34 on CIFAR100:								
GS	18.1	12.50	None / 50%	79.02 / 78.15				
Softmax	7.9	4.31	None / 50%	76.14 / 76.19				
M-GS	12.3	8.03	None / 50%	78.93 / 77.86				

this trend holds for most layers in the model. We observe 307 that the GS method favors the BS-16 operator with the fewest 308 parameters over the vanilla operator with higher accuracy in 309 searching. The searched subnet's final accuracy is 94.69% 310 (Table II), an apparent drop from the 95.23% accuracy of 311 the original RN18 model. We attribute the biased search to 312 the fact that the BS-16 operator has a higher priority than 313 other operators due to its fewer parameters. However, the 314 GS method picks only the highest-probability operator at 315 each feedforward. In contrast, the Softmax method enables all 316 operators to participate in computations, prioritizing the vanilla 317 operator during the search. This method achieves the expected 318 outcome (95.40% accuracy) but involves all operators, signif- 319 icantly increasing GPU computation and memory costs (refer 320 to Table II). 321

To address the above issues, we propose a moderate GS ³²² sampling (M-GS) technique, selecting more activation paths ³²³ based on *GS* sampling as follows: ³²⁴

$$\mathcal{P}_{i}^{l} = GS\left(\alpha_{i}^{l}\right) = \frac{\exp\left((\log S(\alpha_{i}^{l}) + \mathcal{G}_{i}^{l})/\tau\right)}{\sum_{i'=1}^{|\mathcal{O}|} \exp\left((\log S(\alpha_{i'}^{l}) + \mathcal{G}_{i'}^{l})/\tau\right)} \quad (6) \quad \text{325}$$
$$\mathcal{A}^{l+1} = \sum_{i=1}^{|\mathcal{O}|} \left(\left[\mathcal{P}_{i}^{l} \in \operatorname{largest}(\mathcal{P}^{l}, 2)\right] \times \mathcal{P}_{i}^{l} \times \mathcal{O}_{i}\left(\mathcal{A}^{l}\right)\right) \quad (7) \quad \text{326}$$

where P_i^l denotes the selection probability of the *i*th operator ³²⁷ in the *l*th layer after *GS* approximation (details can refer ³²⁸ to [35]); \mathcal{A}^{l+1} denotes the *l*th layer output. [exp]=1 when ³²⁹ exp is true. The *M-GS* method selects the top two paths with ³³⁰ the highest probabilities from the forward path, increasing ³³¹ the diversity of operators and providing a suitable balance ³³² between performance and search cost. To further validate the ³³³



Fig. 5. Quantization flow: (a) regular training in BCM compression; (b) quantization-aware training; and (c) integer inference.

effectiveness of the *M*-*GS* method, we impose a computational constraint during the search process. We achieve this by adding aregularization term to the objective function, which is the sum of the computational costs of each layer weighted by α^l . Results show that reducing the computation by 70% lowers the model's accuracy compared to the unconstrained case ("None"). However, the *M*-*GS* method still achieves a bettertertor that the FLOPs metric is hardware-agnostic and cannot reflect the actual latency of the compressed model on the target hardware. We use this metric here to simplify the verification process of the search algorithm.

346 B. Hardware-Friendly Frequency Domain Quantization

Quantization has become a *de facto* step for implementing CNNs on FPGAs, offering practical advantages for hardwarerelated benefits [36]. However, the complexity of quantization increases under BCM compression, as evidenced by the following: 1) FFT/IFFT operations introduce additional quantization errors and 2) complex quantization requires determining how to quantize both the real and imaginary parts.

For issue 1), we propose a quantization flow (see Fig. 5) that simulates the quantization errors caused by FFT/IFFT operations. This flow also converts the data involved in off-chip access and computation to integers, which enables actual hardware benefits. Specifically, we employ the Quantize – Dequantize process, also known as fake quantization node, to introduce quantization errors during the model quantization process, as follows:

₃₆₂
$$\mathcal{A}_{Q}^{l} = \text{Quant}_{k}\left(\mathcal{A}^{l}\right) = \text{clamp}\left(\left\lfloor\frac{\mathcal{A}^{l}}{S_{a}^{l}}\right\rceil, \min, \max\right)$$
 (8)

363
$$\mathcal{W}_{Q}^{l} = \text{Quant}_{k}\left(\mathcal{W}^{l}\right) = \text{clamp}\left(\left\lfloor\frac{\mathcal{W}^{l}}{S_{w}^{l}}\right\rceil, \min, \max\right)$$
 (9)

where \mathcal{A}^l and \mathcal{W}^l denote the activation and weights of the layer, respectively, and S_a^l and S_w^l are the corresponding quantization scales. $clamp(\cdot)$ is a truncation function and kdenotes the integer bit-width; A typical approach for determining the scale factor based on the absolute maximum value is illustrated as follows:

370
$$S_a^l = \max(|\mathcal{A}_a^l|) / (2^{k-1} - 1).$$
(10)

For issue 2), we adopt a unified quantization method [372 [see (11)]. It applies the same scaling factor to the [373 real and imaginary parts, which simplifies the hardware



Fig. 6. Overall architecture (left) and the BCMPU structure (right).

implementation of fast complex multiplication optimization 374 (refer to Section V-C) 375

$$Quant_k(z_r + j * z_i) = Quant_k(z_r, z_i).$$
(11) 376

To ensure the model accuracy, we set k=8. Note that although 377 we use the INT8 type here, we exclude the -128 value (set 378 min to -127) for DSP packing optimization. 379

In model quantization training, since integer-based data 380 cannot be directly inserted back for training or optimization, 381 integer values are rescaled back to the floating-point domain, 382 referred to as "Dequantize" 383

$$\mathcal{A}_{DQ}^{l} = \text{Dequant}\left(\mathcal{A}_{Q}^{l}\right) = \mathcal{A}_{Q}^{l} \times S_{a}^{l} \in \text{float}$$
 (12) 384

$$\mathcal{W}_{DQ}^{l} = \text{Dequant}\left(\mathcal{W}_{Q}^{l}\right) = \mathcal{W}_{Q}^{l} \times S_{w}^{l} \in \text{float.}$$
 (13) 386

In integer inference, weights and activations are deployed ³⁹⁶ at low-precision values (\mathcal{A}_Q^l and \mathcal{W}_Q^l), with the next layer's ³⁸⁷ quantized activations generated by multiplying by a rescaling ³⁸⁸ factor ($S_a^l \times S_w^l / S_a^{l+1}$). To prevent accuracy degradation due to ³⁹⁹ hardware implementation, we employ a conservative approach ³⁹⁰ by uniformly using 32-bit fixed-point numbers to approximate ³⁹¹ floating-point factors, such as rescale factors and twiddle ³⁹² factors (ω) in FFT/IFFT. We perform integer inference of the ³⁹³ quantized BCM-based RN18 on CIFAR-10, and the results ³⁹⁴ show that the hardware implementation introduces an accuracy ³⁹⁵ degradation within 0.1%, which is consistent with previous ³⁹⁶ work and is negligible [37], [38].

V. HARDWARE DESIGN

398

403

In this section, we describe the architecture of the accelerator that can adapt to different compression parameters (BS) 400 and provide insights into the architectural choices and their 401 impact on performance and resource overhead. 402

A. Overall Architecture

We design a generic and parameter-configurable convolution computation core (ConvPU) and a BCM compression 405 computation core (BCMPU) based on the operator space 406 (Vanilla, *BS*-4/8/16), shown in Fig. 6 (left). The host CPU 407 configures the computation core with the layer information, 408 compression parameter, and memory address. The two cores 409 fetch the required data through the AXI4 interface and store 410 them in multiple BRAM banks or LUTs using the memory 411 interleaving technique to provide the on-chip bandwidth for the 412 computation array. Both computational cores act as indepen-413 dent AXI4 masters, receiving and outputting feature maps in 414



Fig. 7. To reuse the PE array (HBS=8), the dataflow of activations and weights when BS equals 4 or 8. (a) BS=4. (b) BS=8.

⁴¹⁵ *channel-first* format, and thus can directly perform task-level ⁴¹⁶ parallel operations with the support of off-chip DRAM.

For the ConvPU design, we employ a tiling architectile ture, with tiling performed along the horizontal dimension (T_r, T_c) and parallel unfolding conducted over the input/output channels (T_n, T_m) . Tiled inputs and weights are sequentially loaded onto the chip for computation, and the final results are outputted off-chip. ConvPU can accommodate various convolutional layer parameters, with differences in the number times tiled data is loaded. For brevity, we refrain from presenting the internal structure of ConvPU. Subsequently, our focus will be on elucidating the design of the general BCMPU.

427 B. BCMPU Design

The BCMPU structure, shown in Fig. 6, mainly consists of data processing, on-chip storage, and computation units. The data processing unit unpacks or packs the data, and the and bandwidth for computation. Besides, the post-processing unit performs ReLU and BN operations on the quantized data. The computation unit is the heart of the design to support convolutional layers with flexible block sizes. Next, we describe the details of the computation unit.

1) Frequency-Domain PE Array: The BCM-based compu-437 438 tation flow involves FFT-Hadamard-IFFT operations on data of length BS. Thus, we further partition and unroll the tiled data 439 440 by BS size in the channel dimensions. However, if we adopt 441 the same unrolling strategy as the ConvPU, the parallelism 442 of the PE array is only $(T_m/BS) \times (T_n/BS)$, which is a significant decrease compared to ConvPU. To complement 443 444 the parallelism, we simultaneously unroll the BS dimension 445 rather than the convolution kernel's spatial dimensions for 446 generality, i.e., $(T_m/BS) \times (T_n/BS) \times BS$. Specifically, we chose 447 the size required for maximum compression (BS=16) for the 448 BS dimension unrolling to reuse the PE array. We finally set 449 the hardware block size (HBS) to 8, considering the conjugate 450 symmetry. We package the data at positions "0" and "BS/2" 451 for the feature maps and weight after FFT because they only 452 contain real parts. Finally, the PE array can be reused for the 453 smaller BS values in a time-multiplexing manner.

Fig. 7 illustrates how BCM-based calculations with differtion and the same frequency domain PE array. Each PE requires HBS activation and weight data per cycle to perform the parallel computation. For activation, we obtain the HBS continuous data along the channel dimension. Regarding



Fig. 8. FFT/IFFT structure and accumulation unit. (a) Parallel FFT units that support variable-length input. (b) Partial result accumulation operation flow.

weights, we employ the reshape operation to rearrange the ⁴⁵⁹ elements at the corresponding positions. For instance, when ⁴⁶⁰ *BS* equals 4, the complex weight size is $T_m/2 \times T_n/2 \times 2K^2$ ⁴⁶¹ after conjugate symmetry optimization. Then, the weight is ⁴⁶² reshaped to four $T_m/8 \times T_n/8 \times 8K^2$. Thus, the PE array ⁴⁶³ is reused four times. Finally, the size of the on-chip weight ⁴⁶⁴ buffer is set to $T_m/2 \times T_n$ to accommodate maximum demand. ⁴⁶⁵ Notable, if the PE completes the multiply-accumulate operation, it needs to accumulate different data lengths depending ⁴⁶⁷ on the *BS* value. Accordingly, we only perform complex ⁴⁶⁸ multiplication inside the PE to simplify its implementation. ⁴⁶⁹ Then, we set up a unified accumulation unit to facilitate partial ⁴⁷⁰ sum accumulation along the channel dimension. ⁴⁷¹

2) Parallel FFT/IFFT Unit: For BCM-based convolutional 472 layers, their weights are processed offline by FFT and stored 473 off-chip as complex numbers. Conversely, activations are 474 stored off-chip as real numbers and require online FFT/IFFT 475 operations. Fig. 8(a) illustrates the FFT unit that supports 476 up to 16 parallel term inputs and can produce 4 FFT-4, 477 2 FFT-8, or 1 FFT-16 transform output, depending on the 478 configuration. It has four stages, each with eight butterfly units 479 (BFUs). The twiddle factors for the operations are stored as 480 INT32 numbers in the on-chip ROM. Since both complex 481 activations and weights possess the conjugate property, the 482 property $(Z_1^* \times Z_2^* = (Z_1 \times Z_2)^*)$ can reduce the complex 483 storage and computational overhead by nearly half. The IFFT 484 structure is identical to the FFT, except for the twiddle factor 485 value. Hence, we do not repeat it. To minimize the FFT/IFFT 486 latency, we adopt this parallel architecture, which is justified, 487 considering that the computation in each stage is relatively 488 small. Moreover, we employ fast complex multiplication 489 optimization, which replaces the real multiplication operation 490 with extra real addition operations to reduce the computational 491 overhead. 492

3) Accumulation Unit: To generate the output of $T_m \times 493$ $T_r \times T_c$, we still need to accumulate the partial sums in 494 the channel dimension, done by the accumulation unit. It 495 contains the accumulation buffer and multiple adder trees, 496 shown in Fig. 8(b). The buffer size is $T_m \times T_n/2$, with a 497 single adder tree for each input data column to accumulate the 498 partial sum. $T_n/2$ is the maximum number of accumulation 499 lengths after applying the conjugate symmetric optimization 500 $(T_n/(4/2))$. For the BS-8/16, we additionally set up control 501 logic to explicitly set unused data in the buffer to zero to 502 ⁵⁰³ maintain correctness. The depth of the adder tree is $\log_2(T_n/2)$, ⁵⁰⁴ where we use registers to synchronize between adjacent stages ⁵⁰⁵ to optimize the timing. After fully pipelined, the accumulation ⁵⁰⁶ unit can output the accumulation sum in every cycle.

507 C. DSP Optimization

The DSP packing of INT8 data multiplication to reduce the computational cost has become a popular optimization method [27]. In ConvPU, two real-number multiplications method [27]. In ConvPU, two real-number multiplications method [27]. In ConvPU, two real-number multiplications multiplications method [27]. In ConvPU, two real-number multiplications multiplication a DSP with method [27]. In contrast, in BCMPU, DSP multiplier support. In contrast, in BCMPU, DSP multiplication, multiplication, multiplication of activation multiplicati

517
$$ca \times cw_1 = (A_1 - C_1) + j * (A_1 + B_1)$$

518
$$ca \times cw_2 = (A_2 - C_2) + j * (A_2 + B_2)$$

519
$$A_1 = (ca_r + ca_i) \times cw_{1r}$$

520
$$A_2 = (ca_r + ca_i) \times cw_{2r}.$$
 (14)

Taking A_1 and A_2 as an example, after packing, it becomes ($ca_r + ca_i$) × ($cw_{1r} << 18 + cw_{2r}$). Similarly, B_1 and B_2 is packed as (($w_{i1} - w_{r1}$) << 18 + ($w_{i2} - w_{r2}$)) × ca_r . We do that an extra addition or subtraction operation is necessary for the DSP packing of complex-number activations/weights. Significant dequantization overhead occurs if the scaling factors of the real and imaginary parts differ. Therefore, we have this way, we only need to apply the rescaling factor for the output. In addition, to keep the packed data within the 27-bit input range, we dropped the -128 in the INT8 data to ensure it would not overflow downward.

534 VI. NETWORK-ACCELERATOR MAPPING

This section presents a model of the accelerator's resource and latency and proposes a fast hardware generation function based on genetic algorithms to provide feedback for subnets.

538 A. Accelerator Modeling

546

Here, we focus on modeling the latency and consumption
of DSP and BRAM of the accelerator and use the identifiers
"cu" and "bu" to distinguish ConvPU and BCMPU cores. *Latency Modeling:* We consider the latency of the pipeline's
start and exit phases in all units. For off-chip access latency, we
adopt more refined modeling for all AXI4 ports by considering
the number of requests versus the cost of burst access

$$\begin{cases} \mathcal{L}_{axi} = \underbrace{(T \cdot \lceil L/(bw \cdot bl) \rceil)}_{number of requests} / O_{num} \cdot \underbrace{(bl \cdot O_{num} + \mathcal{L}_{stall})}_{burst read cycles} (15) \\ \mathcal{L}_{stall} = \max(\mathcal{L}_{ddr} - bl \times (O_{num} - 1), 0) \end{cases}$$

⁵⁴⁷ where *T*, *L*, *bw*, *bl*, and *O*_{num} represent the number of accesses, ⁵⁴⁸ the access length, the bandwidth, the burst length, and concur-⁵⁴⁹ rent transmission transactions, respectively. \mathcal{L}_{ddr} indicates one ⁵⁵⁰ DRAM access latency. Regarding the computation latency, for brevity, we illustrate it with an example of the latency of the 551 BCMPU to generate one output tile ($\mathcal{L}_{bu}^{\text{tile}}$) 552

$$\begin{cases} \mathcal{L}_{bu}^{\text{tile}} = \max\left(\mathcal{L}_{bu}^{W}, \mathcal{L}_{bu}^{I}\right) + \left(\lceil N/(2 \cdot T_{n}^{bu}) \rceil - 1\right) \cdot \mathcal{L}^{m} + \mathcal{L}_{bu}^{\text{arr}} \\ \mathcal{L}_{bu}^{\text{arr}} = \mathcal{L}_{\text{setup}} + K \cdot K \cdot T_{r}^{bu} \cdot T_{c}^{bu} \cdot (2 \cdot \text{HBS})/BS \end{cases}$$
(16) 553

where \mathcal{L}_{bu}^{W} , \mathcal{L}_{bu}^{I} , \mathcal{L}_{bu}^{arr} , and \mathcal{L}^{m} denote the weight latency, ⁵⁵⁴ input latency, computing latency, and maximum latency of the ⁵⁵⁵ pipeline, respectively. *N* means the input channel size. ⁵⁵⁶

Resource Modeling: The PE arrays account for most of the $_{557}$ DSP consumption (D), which we estimate by multiplying the $_{558}$ computation cost per unit by the degree of parallelism $_{559}$

$$\mathcal{D}_{cu} = T_n^{cu} \cdot \left\lceil \frac{T_m^{cu}}{2} \right\rceil; \ \mathcal{D}_{bu} = 3 \cdot \left\lceil \frac{T_m^{bu}}{2 \cdot \text{HBS}} \right\rceil \cdot \left\lceil \frac{T_n^{bu}}{\text{HBS}} \right\rceil \cdot \text{HBS.(17)}$$

Here, the DSP cost after complex multiplication optimization 561 in BCMPU is 3. For brevity, we have not reflected the additional consumption introduced by the FFT/IFFT, quantization, 563 and BN operation in (17). The consumption of BRAM (\mathcal{R}) 564 typically hinges on the requisite port width and depth. Within 565 both computing cores, BRAM is primarily utilized to construct 566 input and output buffers, which can be estimated as follows: 567

$$\mathcal{R}_{cu} = 2 \cdot \left(\left| \frac{T_n^{cu} \cdot 8b}{36b} \right| \cdot \left| \frac{\ln \frac{cu}{\ln}}{512} \right| + T_m^{cu} \cdot \left| \frac{T_r^{cu} \cdot T_c^{cu}}{512} \right| \right) \qquad 566$$
$$\mathcal{R}_{bu} = 4 \cdot \left(T_n^{bu} \cdot \left[\frac{\ln \frac{bu}{\ln}}{2048} \right] + T_m^{bu} \cdot \left[\frac{T_r^{bu} \cdot T_c^{bu}}{512} \right] \right) \qquad (18) \qquad 566$$

where len_{in} denotes the maximum depth required for input 570 buffers. T_r and T_c denote the tiling size in the feature map's 571 row and column dimensions. The factor of 4 accounts for 572 double buffering of complex data. A single BRAM18K block 573 can be configured as 9×2048 or 36×512. 574

B. Fast Hardware Generation

In the joint search of parameter compression and hardware, 576 the framework necessitates not only an accuracy assessment 577 but also a hardware assessment for the sampled subnets. 578 This process involves generating hardware parameters for the 579 subnet on the target FPGA and providing feedback on its 580 hardware performance, as shown in the following equation: 581

$$\min_{F:\{v_{cu}, v_{bu}\}} \max(\mathcal{L}_{cu}(\theta_{cu}, v_{cu}), \mathcal{L}_{bu}(\theta_{bu}, v_{bu}))$$
⁵⁸²
⁽¹⁰⁾

s.t.
$$\mathcal{D}_{used}, \mathcal{R}_{used}, \mathcal{B}W_{used} < hw_{limit}$$
 (19) 583

where θ_{cu} and θ_{bu} denote the layer set assigned to the ⁵⁸⁴ ConvPU and BCMPU, respectively. v_{cu} and v_{bu} denote the ⁵⁸⁵ hardware (HW) parameter variables of ConvPU and BCMPU, ⁵⁸⁶ respectively. The two HW variables have the same parameter term, both requiring the determination of values for ⁵⁸⁸ $[T_r, T_c, T_m, T_n, bw_{in}, bw_{wt}, bw_{out}]$. hw_{limit} represents FPGA ⁵⁸⁹ resource limitation. Due to the vast sampled subnets in joint ⁵⁹⁰ search, the traditional work's minute-level evaluation time ⁵⁹¹ becomes impractical [39]. For example, one search epoch ⁵⁹² on the ImageNet-1k training set often involves thousands of ⁵⁹³ subnet samples and evaluations.

To this end, we design a fast hardware generation algorithm, 595 as shown in Algorithm 1, to reduce the hardware evaluation 596 time. Specifically, we apply genetic algorithms to accelerate 597

Algorithm 1: Fast Hardware Generation Algorithm
1 Initialize the target latency (lat_{target}) and hw_{limit}
2 Initialize population size (\mathcal{M}) , iteration number (\mathcal{I})
3 Function $FitScore(\cdot)$ call latency and resource model to
evaluate individuals
⊲ coarse-grained search
4 Randomly initialize the individuals in $\mathcal{P}opu[\mathcal{M}]$ with the
index values in Table III
5 while iteration $< \mathcal{I}$ do
⊲ multiprocess parallel
6 for ind in $[1, \mathcal{M}]$ do
// Get the fitness index with accelerator model
7 Evaluate: $Fit_{ind} = FitScore(\mathcal{P}opu[ind])$
8 Update the top-k global optimal individuals
9 for ind in $[k, \mathcal{M}]$ do
10 Select parents (s, t) according to probability
11 Crossover: $Temp = cross(\mathcal{P}opu[s], \mathcal{P}opu[t])$
12 Mutation: $\mathcal{P}opu[ind] = mutat(Temp)$
13 Keep the best $\mathcal{L}_{best} = Obj[1]$ and $F^* = \mathcal{P}opu[1]$
14 if $\mathcal{L}_{best} \leq lat_{target}$ then
15 break
⁻ 16 Return best latency (\mathcal{L}_{best}) and hardware parameters (\mathcal{F}^*)

TABLE III Hardware Architecture Search Space

	Candidate values
Tiling size (T_r, T_c)	7, 14, 28, 56
Unrolling size (T_n^{cu}, T_m^{cu})	2, 4, 8, 12, 16, 24, 32, 48, 64
Unrolling size (T_n^{bu}, T_m^{bu})	8, 16, 24, 32, 40, 48, 56, 64
Bandwidth (bw)	1, 2, 4, 8, 16, 32

598 the exploration of the hardware search space and further 599 conduct a coarse-grained search with multiprocess parallel 600 optimization. In the coarse-grained search, we restrict the search for decision variable (F) to a candidate list, as shown in ⁶⁰² Table III, to significantly speed up the search process. The val-603 ues in the list are determined based on the convolutional layer 604 parameters and hardware execution efficiency (e.g., integer 605 divisibility). On the other hand, considering the independence 606 of individual evaluations within the population, we employ 607 multiprocess parallelism to leverage modern CPUs' computing 608 power fully. In this study, we set the values of $\mathcal M$ and $\mathcal I$ to 609 250 and 50, respectively. The search process exhibits a stable 610 convergence behavior, reaching a definitive value after about 611 40 iterations. Finally, on a desktop-class CPU i7-8700K with 612 32GB of DDR4, the search took just 1.63 s at parallelism 4. It 613 is noteworthy that our aim is not to pursue the optimal solution 614 but rather to rapidly attain an optimized solution, facilitating 615 the hardware assessment of the subnet.

616

VII. EVALUATION

617 A. Experimental Setup

To evaluate the effectiveness of FlexBCM, we conduct a joint search to deploy RN18 and RN34 models on the evaluate embedded Xilinx ZCU102 platform, aiming for 100 FPS and R21 80 FPS, respectively. FlexBCM searches on ImageNet-100,

 TABLE IV

 Compression Parameters of RN18 on ZCU102

Param	Conv1-2 Conv3 BS-1 BS-8		Conv4 BS-1	Conv5 BS-8	Conv6-7 BS-4	
Param	Conv8	Conv9-11	Conv12-14	Conv15	Conv16-17	
	BS-8	BS-4	BS-1	BS-4	BS-1	

 TABLE V

 Compression Parameters of RN34 on ZCU102

Param	Conv1	Conv2	Conv3-4	Conv5	Conv6-7	Conv8-13
	BS-1	BS-4	BS-8	BS-1	BS-8	BS-4
Param	Conv14	Conv15	Conv16	Conv17	Conv18	Conv19
	BS-8	BS-1	BS-4	BS-1	BS-4	BS-1
Param	Conv20-22	Conv23	Conv24	Conv25	Conv26-27	Conv28-33
	BS-4	BS-1	BS-4	BS-8	BS - 4	BS-1

TABLE VI HW Parameters for BCM-Based RN18 Running on ZCU102

F	T_r	T_c	T_m	T_n	bw_{in}	bw_{wt}	bw_{out}
ConvPU (v_{cu})	7	7	24	48	16	32	4
BCMPU (v_{bu})	7	7	32	32	8	2	4

TABLE VII HW Parameters for BCM-Based RN34 Running on ZCU102

F	T_r	T_c	T_m	T_n	bw_{in}	bw_{wt}	bw_{out}
ConvPU (v_{cu})	7	7	64	32	4	16	2
BCMPU (v_{bu})	14	14	32	32	16	4	32

a random subset of ImageNet-1k training set that consists ⁶²² of 1000 classes to optimize both supernet weights (*w*) and ⁶²³ the compression parameters (α). We train the supernet for ⁶²⁴ 60 epochs, with a batch size of 256, a learning rate of ⁶²⁵ 0.1, and cosine annealing, where we freeze α in the first ⁶²⁶ 20 epochs. It takes 12.2 and 21 h on a single NVIDIA ⁶²⁷ A100 GPU (80 GB video memory), respectively. The searched ⁶²⁸ compression parameters of the RN18 and RN34 are shown in ⁶²⁹ Tables IV and V, respectively. We train the searched subnets ⁶³⁰ for 250 epochs with a batch size of 512 on the complete ⁶³¹ training set to obtain the final accuracy.

The corresponding FPGA accelerator parameters are shown 633 in Tables VI and VII, respectively. The accelerator design is 634 implemented using HLS-compatible C++ code in Vitis HLS 635 (v2021.2), with a clock cycle of 200 MHz. RTL simulation 636 is performed through the tool's C/RTL co-simulation feature. 637 The exported RTL is synthesized and placed-and-routed in 638 Vivado (v2021.2). The built-in reports in Vivado provide 639 power consumption data for the accelerator. Detailed power 640 and resource consumption data can be found in Table VIII. 641

B. Quantization Algorithm Validation

We evaluate the proposed quantization method on RN18 ⁶⁴³ and RN34 models using the classical CIFAR10 and ImageNet-100 datasets. For comparison, we present the accuracy of the floating-point model and the baseline scheme in which the real and imaginary parts are quantized separately. ⁶⁴⁷

	ICCAD 2019 [40]	TCASI 2021 [41]	FCCM 2021 [5]	TCAD 2022 [34]	FPGA 2022 [42]	TVLSI 2023 [43]	DATE 2023 [9]	This	Work
Platform Frequency (MHz)	ZC706 200	Arria10 170	ZC706 150	ZCU102 200	ZCU102 150	ZCU102 200	PYNQ-Z2 100	ZCU 20	102 0
Model Bitwidth Compression Top 1/5 Acc. Drop	RN18 $W^8 A^8$ None	RN18 $W^8 A^8$ Regular	$ \begin{array}{c} \text{RN34} \\ W^{16}A^{16} \\ \text{Regular} \\ 1.0\% \\ \end{array} $	VGG16 $W^{16}A^{16}$ Irregular	$ \begin{array}{c} \text{RN18} \\ W^4 A^5 \\ \text{None} \\ 0.9\%/0.6\% \\ \end{array} $	$VGG16$ $W^{16}A^{16}$ Irregular $0.9\%/0.4\%$	$ \begin{array}{c c} RN18 \\ W^{16}A^{16} \\ BCM^{a} \\ 3.0\%/1.5\% \end{array} $	RN18 $W^8 A^8$ BCM	RN34 W8 A8 BCM 1 1%/0.5%
DSP Usage SRAM Usage ^b Logic Resource ^b Power (W)	818 708 100.2K 7.31	512 465 103K 4.6	900 218.6K	1144 912 - 23.6	2096 878 174.5K 13.4	1061 502 348K 11	117 225 18.2K 1.83	957 470 156.0K 9.91	1392 506 192.3K 11.4
Frame Rate (FPS) Throughput (GOP/s) Density (GOP/s/DSP) Efficiency (GOP/s/W)	30.99 124.9 0.153 17.09	89.09 0.174 19.41	31.1 230.1 0.256	- 309 0.270 13.09	72.8 263.7 0.126 19.68	409.6 0.386 37.24	12.5 42.75 0.365 23.36	131.1 448.0 0.468 45.21	84.1 589.0 0.423 51.67

 TABLE VIII

 COMPREHENSIVE COMPARISON WITH PREVIOUS FPGA IMPLEMENTATIONS

^aBCM compression with further pruning.

^b "SRAM" means BRAM18K in Xilinx FPGA and M20k in Intel FPGA. "Logic" means LUTs in Xilinx FPGA and ALMs in Intel FPGA.



Fig. 9. Accuracy of frequency domain quantization algorithms under different *BS* values. (a) RN18 on CIFAR10. (b) RN34 on ImageNet-100.

The results are shown in Fig. 9. We observe that both 648 649 quantization schemes achieve comparable accuracy under the 650 INT8 quantization for both the RN18 model and RN34 model with different block sizes. The maximum accuracy drop for 652 RN18 on CIFAR10 and RN34 on ImageNet-100 in our 653 quantization is 0.2% and 0.9% (adopting BS-16), respectively. 654 Kindly note that we here do not focus on the full recovery 655 of accuracy but rather on validating the effectiveness of the 656 quantization scheme. Therefore, we only perform a limited 657 number of 90 training epochs on the ImageNet-100 dataset. 658 At this point, a precision error of 0.9% is acceptable. The 659 quantized model can improve its accuracy further as training 660 epochs increase. Despite the broader numerical representation range exhibited by the baseline method in comparison to 661 662 the approach we propose, performance between the two is similar in most cases. This phenomenon is mainly attributed 663 the fact that the RN18 and RN34 models possess sufficient to 664 feature extraction capability. Ultimately, considering hardware 665 666 friendliness, our approach exhibits a marked superiority in 667 overall performance.

668 C. ConvPU/BCMPU Validation

To validate the effectiveness of the computational cores, we select the configurations of the main convolutional layres in ResNet-18/34 networks and conduct performance and erg efficiency tests on the computational core based on different



Fig. 10. Throughput and DSP busy rate of ConvPU and BCMPU running the same convolutional layer with the same parallel parameters.

compression parameters (*BS*-1/4/8/16). The specific network ⁶⁷³ layer configurations (*layer*1/2/3/4) are { $(56/28/14/7)^2 \times 674$ 64/128/256/512} \rightarrow { $(56/28/14/7)^2 \times 64/128/256/512$ }, ⁶⁷⁵ with *K/S/P* values of 3/1/1 and a *W*⁸*A*⁸ bitwidth. For a fair ⁶⁷⁶ comparison, we separately deploy ConvPU and BCMPU on ⁶⁷⁷ Xilinx ZCU102, both executing the above four convolutional ⁶⁷⁸ layers with the same level of parallelism. ConvPU has a ⁶⁷⁹ parallelism of 16×16, while BCMPU has a parallelism of ⁶⁸⁰ $32 \times 16/8 \times 4$ (complex computation). We obtain performance ⁶⁸¹ through C/RTL co-simulation in Vitis HLS (v2021.2). ⁶⁸²

Fig. 10 illustrates the performance and efficiency of both 683 cores when executing the respective layers independently. In 684 terms of throughput, it can be observed that BCMPU exhibits 685 a significant throughput advantage (more than $2\times$) compared 686 to ConvPU. Across layer1 to layer4, as the compression 687 ratio increases (BS-1 to BS-16), BCMPU's throughput for 688 each layer gradually improves, demonstrating the adaptability 689 of our designed BCMPU to different BS values. Regarding 690 DSP utilization, except for layer1, ConvPU's DSP busy ratio 691 is consistently above 85%, primarily due to the relatively 692 small channel count (64) in layer1. The optimized BCMPU 693 maintains an acceptable level of DSP utilization. However, 694 compared to ConvPU, BCMPU's DSP utilization decreases, 695 mainly because the computation after BCM compression is 696 less and more complex than the original convolution. 697

Additionally, we observe the following patterns in 698 BCMPU execution: 1) within the same convolutional 699 layer, DSP utilization during BCMPU runtime decreases 700



Fig. 11. Latency estimation errors of the ConvPU.

701 as the compression ratio increases and 2) across different 702 convolutional layers, the impact of compression ratio on 703 DSP utilization gradually diminishes with increasing channel 704 depth. The reasons for these phenomena are twofold: 1) ⁷⁰⁵ larger compression parameters imply a smaller computational 706 load for the compressed convolutional layer, making it more ⁷⁰⁷ challenging to utilize DSP under the same parallelism and 2) we perform tiling in the channel dimension, and as channel 708 depth increases, the deepening of the pipeline reduces the 709 710 impact of injection and ejection phases on overall latency. In conclusion, our designed ConvPU and BCMPU can effectively 711 712 handle different layers while maintaining an acceptable DSP 713 utilization. Furthermore, low-bit-width multiplication packing 714 contributes to further enhancing DSP efficiency.

715 D. Accelerator Modeling Validation

To avoid time-consuming hardware deployment, we have performed precise modeling of the accelerator's performance and resources to reflect the actual deployment of the model. Therefore, this section will verify the prediction accuracy of the accelerator model to evaluate its effectiveness. We compare the result with the C/RTL co-simulation result in Vitis HLS (v2021.2) and the synthesis result in Vivado (v2021.2).

Here, the tested feature map sizes include [56, 28, 14], 723 channel sizes include [64, 128, 256, 512], and the 3×3 and 724 \times 1 convolution kernel sizes. Instead of a full permutation, 1 725 we chose 14 representative layer configurations as test cases. 726 We perform performance verification on the ConvPU and 727 BCMPU units separately and present the verification results 728 729 in Figs. 11 and 12. The hardware parameters in both cores 730 are randomly sampled. It can be observed that, for the general convolution core, our performance model exhibits 731 732 excellent performance in terms of error rate, remaining within 733 0.7%. In contrast, the prediction model described in the 734 work [39] fluctuated within 10% in error rate, highlighting 735 the significant error reduction we achieved. Compared to 736 ConvPU, BCMPU has a slightly higher-error rate, mainly due to: 1) BCMPU's operation is relatively complex, containing 737 738 more pipeline delays and 2) the overall latency is small, 739 increasing its memory access delay ratio. Overall, BCMPU's ⁷⁴⁰ prediction error rate is still acceptable, remaining within 2%. 741 Furthermore, we select five common hardware configurations 742 where the resource prediction results deviate from the actual outcomes by single-digit discrepancies, which will not be 743 744 further demonstrated.

745 E. Validation of Co-Search Effectiveness

To validate the effectiveness of our co-exploration approach, ve conduct experiments using RN18 on the Xilinx ZCU102



Fig. 12. Latency estimation errors of the BCMPU.



Fig. 13. Accuracy and latency tradeoffs. (a) Random compressed networkaccelerator pairs versus (b) random networks with Algorithm 1 enhanced.

platform. We randomly sample 100 compressed subnets from 748 the compression parameter space (\approx 1E+10). Each subnet 749 undergoes the same training setting over 36 epochs on the 750 ImageNet-100 dataset to assess the accuracy. Further, for each 751 sampled subnet, we generate 100 distinct hardware configuration sets from a pruned parameter space (\approx 1E+11, detailed 753 in Table III), adhering to constraints ensuring DSP utilization 754 exceeds 50% and BRAM utilization does not surpass 90% of 755 the ZCU102's capacity. 756

Fig. 13(a) shows the distribution of accuracy and latency 757 among randomly generated compressed CNN-accelerator 758 pairs. Notably, even with a limited sample size, we observe 759 accuracy fluctuations reaching up to 5% at matching latencies, 760 suggesting that this effect could be even more significant when 761 extended to larger datasets, such as the ImageNet-1k dataset. 762 Fig. 13(b) depicts the accuracy and latency distribution of 763 compressed CNN-accelerator pairs after optimizing hardware 764 parameters via Algorithm 1, effectively demonstrating the 765 criticality of the hardware generation algorithm. 766

To further elucidate the effectiveness of the co-exploration, 767 we use annotations with different shapes to differentiate 768 model-accelerator pairs under fixed compression strategies 769 (BS-4/8/16) and uncompressed (BS-1). Compared to fixed 770 BCM compression strategies [8], [9], which are commonly 771 used in previous work, our searched solutions notably achieve 772 superior tradeoffs between accuracy and latency. Furthermore, 773 we observe that the hybrid schemes more effectively balance 774 accuracy and latency, underscoring the need for layer-wise 775 hybrid BS strategies. Although random exploration occasion- 776 ally produces near-optimal outcomes (e.g., cases "A" and 777 "B"), it is generally inefficient, which requires 215.4 GPU 778 hours to evaluate 100 random subnets-approximately 17 times 779 more computationally expensive than our method. For deeper 780 networks, such as ResNet34, the random method becomes 781 impractical. In contrast, our differentiable search method 782



Fig. 14. Performance comparison with CPU and GPU versions.

783 scales efficiently with model training overhead and offers tai-784 lored tradeoff strategies to meet various latency requirements.

785 F. Comparison With CPU and GPU

In this section, we undertake a comparative analysis of performance and energy efficiency across CPU, GPU, and the searched FPGA accelerators. We use the PyTorch (v2.0.1) framework with CUDA 11.7 and cuDNN 8.5.0 to run model inference on CPU and GPU platforms, and detailed information is listed as follows.

CPU Baseline: Intel i7-8700K processor with 12-MB cache, six physical cores, 12 threads operating at 3.7 GHz, and the thermal design power (TDP) is 95 W.
 GPU Baseline: NVIDIA Tesla V100S with 32-GB HBM2 and 5120 hardware threads operating at 1.245 GHz.

We also implement the original model on CPU and GPU, denoted as "Orig.." We exclusively perform FP16 inference on the original model due to the absence of half-precision support in PyTorch's FFT/IFFT operations. CPU power consumption set is estimated as the product of CPU utilization and TDP power, and GPU power is measured using *nvidia-smi*. Both the CPU and GPU versions run with a batch size of two.

Fig. 14 illustrates the performance comparison between the 805 806 accelerator and CPU/GPU during the execution of BCMcompressed RN18 and RN34. Our accelerators demonstrate 807 substantial throughput improvements of $10.92 \times$ and $14.0 \times$. respectively, in comparison to the CPU baseline. Our accel-809 810 erators, when benchmarked against the GPU baseline, deliver performances at 70% and 79% of the GPU's level, respectively, 811 812 indicating that they are indeed outpaced by GPUs. This 813 discrepancy can be attributed to the embedded nature of 814 the ZCU102 platform, which possesses constrained hardware ⁸¹⁵ resources. Despite the reduction in model computation result-816 ing from BCM compression, we observe a noteworthy decline 817 in performance rather than an enhancement in both CPU and 818 GPU performance. This phenomenon is primarily attributable 819 to the PyTorch framework's specific optimizations for standard 820 convolution operations, including computational and memory 821 optimizations on the CPU and TensorCore optimizations on 822 the GPU. In contrast, the BCM compression operations, 823 relying on FFT/IFFT, are inherently intricate and lack dedi-824 cated optimizations. In terms of energy efficiency (FPS/W), ⁸²⁵ as depicted in Fig. 15, our accelerators exhibit noteworthy enhancements of $63.0 \times$ and $73.8 \times$ for BCM-RN18 and 826 827 BCM-RN34, respectively, when juxtaposed with their CPU 828 counterparts. Relative to the GPU versions, our accelerators $_{829}$ also realize improvements of $6.42 \times$ and $7.96 \times$, respectively. 830 Furthermore, within the GPU version employing FP16, the ⁸³¹ half-precision inference reduces the video memory and power



Fig. 15. Energy efficiency comparison with CPU and GPU versions.

consumption instead of performance improvements for RN18 832 and RN34. Considering these factors, it is reasonable that our 833 accelerators tradeoff some performance for substantial gains 834 in energy efficiency when compared to GPUs. 835

G. Comprehensive Performance Comparison

We compare the solutions generated by FlexBCM with some 837 state-of-the-art FPGA accelerators in terms of throughput, 838 computational efficiency, and model accuracy, as shown in 839 Table VIII. 840

Regarding throughput, our accelerators demonstrate out- 841 standing performance compared to prior research, achieving 842 throughputs of 448 and 589 GOP/s on RN18 and RN34, 843 respectively, representing improvements of 1.10-2.56 times 844 over previous works. Regarding computational efficiency, our 845 accelerators achieve 45.21 and 51.67 GOP/s/W on RN18 and 846 RN34, respectively, showcasing improvements of 1.21-3.02 847 times compared to prior work. These significant enhance- 848 ments primarily stem from two aspects: 1) the application of 849 BCM regular compression and frequency domain quantization 850 algorithms facilitates hardware gains and 2) the efficient and 851 flexible hardware core design exploits the algorithmic poten- 852 tial. Specifically, on the same platform [34] and [43], based 853 on the INT16 quantization strategy, achieve high throughput 854 on the compressed VGG16. However, it is noteworthy that 855 the irregular pruning adopted in both works cannot guarantee 856 the requirement of common multipliers during INT8 data 857 packing. Therefore, INT8 quantization does not ensure the 858 DSP efficiency improvement reported in [34] and [43]. We 859 compare our work with [9], which similarly employs BCM 860 compression but applies further pruning to enhance flexibility. 861 Nonetheless, this work sets a fixed compression rate for 862 each network layer, requiring manual tuning and leading to 863 a noticeable decline in accuracy (3% in Top-1 accuracy). 864 Therefore, our design excels beyond [9] in both accuracy and 865 computational efficiency, owing to our implementation of more 866 flexible compression strategies and optimized quantization 867 algorithms. 868

Regarding *model accuracy*, following [41] and [43], we opt ⁸⁶⁹ for accuracy degradation as a metric to assess the impact of ⁸⁷⁰ compression on accuracy. This metric mitigates the variations ⁸⁷¹ caused by different models and settings. The results show ⁸⁷² that the accuracy of the model compressed by FlexBCM is ⁸⁷³ comparable to previous research results [5], [41]. By incorporating innovative quantization algorithms, Sun et al. [42] ⁸⁷⁵ achieved higher accuracy in RN18, yet our design maintains ⁸⁷⁶ an advantage in resource consumption and energy efficiency. ⁸⁷⁷ Moreover, our automated search method demonstrates superior ⁸⁷⁸ scalability. FlexBCM can rapidly explore the algorithmhardware design space and yield efficient model-accelerator ⁸⁸⁰

⁸⁸¹ pairs in various application scenarios without requiring manual⁸⁸² iterative experimentation.

VIII. CONCLUSION

In this article, we propose an automated framework, FlexBCM, for co-exploring hybrid BCM-compressed CNNs and accelerators, which overcomes the limitations of prior BCM compression methods and further explores the hardwarealgorithm joint design space. First, we efficiently explore the compression space in a differentiable manner. Then, we design and model the hardware architectures that flexibly support different compression parameters. Finally, we efficiently integrate algorithm exploration and hardware design based on fast hardware generation. Compared with prior works, FlexBCM achieves significant computational efficiency improvement.

895

References

- [1] T. Chen et al., "DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning," *ACM SIGARCH Comput. Archit. News*, vol. 42, no. 1, pp. 269–284, 2014.
- [2] M. Blott et al., "FINN-R: An end-to-end deep-learning framework for fast exploration of quantized neural networks," *ACM Trans. Reconfig. Technol. Syst.*, vol. 11, no. 3, pp. 1–23, 2018.
- [3] C. Wang, L. Gong, X. Li, and X. Zhou, "A ubiquitous machine learning accelerator with automatic parallelization on FPGA," *IEEE Trans. Parallel Distrib. Syst.*, vol. 31, no. 10, pp. 2346–2359, Oct. 2020.
- [4] L. Deng, G. Li, S. Han, L. Shi, and Y. Xie, "Model compression and hardware acceleration for neural networks: A comprehensive survey," *Proc. IEEE*, vol. 108, no. 4, pp. 485–532, Apr. 2020.
- [5] S. I. Venieris, J. Fernandez-Marques, and N. D. Lane, "unzipFPGA: Enhancing FPGA-based CNN engines with on-the-fly weights generation," in *Proc. FCCM*, 2021, pp. 165–175.
- [6] S. Dave, R. Baghdadi, T. Nowatzki, S. Avancha, A. Shrivastava, and
 B. Li, "Hardware acceleration of sparse and irregular tensor computations of ML models: A survey and insights," *Proc. IEEE*, vol. 109, no. 10, pp. 1706–1752, Oct. 2021.
- [7] C. Ding et al., "CirCNN: Accelerating and compressing deep neural networks using block-circulantweight matrices," in *Proc. MICRO*, 2017, pp. 395–408.
- [8] J. Yue et al., "STICKER-T: An energy-efficient neural network processor using block-circulant algorithm and unified frequency-domain acceleration," *IEEE J. Solid-State Circuits*, vol. 56, no. 6, pp. 1936–1948, Jun. 2021.
- [9] H. Song, J. Yoon, D. Kim, E. Kwon, T.-H. Oh, and S. Kang, "FPGA-based accelerator for rank-enhanced and highly-pruned block-circulant neural networks," in *Proc. DATE*, 2023, pp. 1–6.
- W. Jiang et al., "Hardware/software co-exploration of neural architectures," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 39, no. 12, pp. 4805–4815, Dec. 2020.
- 928 [11] Y. Li et al., "EDD: Efficient differentiable DNN architecture and implementation co-search for embedded ai solutions," in *Proc. DAC*, 2020, pp. 1–6.
- H. Fan et al., "Algorithm and hardware co-design for reconfigurable
 CNN accelerator," in *Proc. ASP-DAC*, 2022, pp. 250–255.
- 933 [13] Y. Zhang et al., "DIAN: Differentiable accelerator-network co-search towards maximal DNN efficiency," in *Proc. ISLPED*, 2021, pp. 1–6.
- 935 [14] K. Choi et al., "DANCE: Differentiable accelerator/network co-936 exploration," in *Proc. DAC*, 2021, pp. 337–342.
- 937 [15] W. Lou et al., "Unleashing network/accelerator co-exploration potential on FPGAs: A deeper joint search," *IEEE Trans. Comput.*939 Aided Design Integr. Circuits Syst., early access, Apr. 19, 2024, doi: 10.1109/TCAD.2024.3391688.
- 941 [16] B. Zoph and Q. Le, "Neural architecture search with reinforcement 942 learning," in *Proc. ICLR*, 2017, pp. 1–16.
- 943 [17] H. Pham, M. Guan, B. Zoph, Q. Le, and J. Dean, "Efficient neural architecture search via parameters sharing," in *Proc. Int. Conf. Mach.*945 *Learn.*, 2018, pp. 4095–4104.
- 946 [18] H. Liu et al., "DARTS: Differentiable architecture search," in *Proc.* 947 *ICLR*, 2019, pp. 1–13.

- B. Wu et al., "FBNet: Hardware-aware efficient ConvNet design 948 via differentiable neural architecture search," in *Proc. CVPR*, 2019, 949 pp. 10734–10742.
- [20] H. Benmeziane et al., "Hardware-aware neural architecture search: 951 Survey and taxonomy," in *Proc. 13th IJCAI*, 2021, pp. 4322–4329. 952
- [21] X. Luo, D. Liu, H. Kong, S. Huai, H. Chen, and W. Liu, "LightNAS: 953 On lightweight and scalable neural architecture search for embedded 954 platforms," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, 955 vol. 42, no. 6, pp. 1784–1797, Jun. 2023. 956
- [22] H. Bouzidi, M. Odema, H. Ouarnoughi, M. A. Al Faruque, and S. Niar, 957 "HADAS: Hardware-aware dynamic neural architecture search for edge 958 performance scaling," in *Proc. DATE*, 2023, pp. 1–6. 959
- [23] L. Gong, C. Wang, X. Li, H. Chen, and X. Zhou, "MALOC: A fully 960 pipelined FPGA accelerator for convolutional neural networks with all 961 layers mapped on chip," *IEEE Trans. Comput.-Aided Design Integr.* 962 *Circuits Syst.*, vol. 37, no. 11, pp. 2601–2612, Nov. 2018.
- [24] R. Xu, S. Ma, Y. Wang, Y. Guo, D. Li, and Y. Qiao, "Heterogeneous 964 systolic array architecture for compact CNNs hardware accelerators," 965 *IEEE Trans. Parallel Distrib. Syst.*, vol. 33, no. 11, pp. 2860–2871, 966 Nov. 2022.
- [25] Y. Liang, L. Lu, Q. Xiao, and S. Yan, "Evaluating fast algorithms for 968 convolutional neural networks on FPGAs," *IEEE Trans. Comput.-Aided* 969 *Design Integr. Circuits Syst.*, vol. 39, no. 4, pp. 857–870, Apr. 2020. 970
- [26] C. Wang, L. Gong, X. Ma, X. Li, and X. Zhou, "WooKong: A ubiquitous 971 accelerator for recommendation algorithms with custom instruction 972 sets on FPGA," *IEEE Trans. Comput.*, vol. 69, no. 7, pp. 1071–1082, 973 Jul. 2020. 974
- [27] Q. Liu, M. Sun, J. Sun, L. Lu, J. Zhao, and Z. Wang, "SSIMD: 975 Supporting six signed multiplications in a DSP block for low-precision 976 CNN on FPGAs," in *Proc. FPT*, 2023, pp. 161–169. 977
- [28] S. Huang et al., "Mixed precision quantization for ReRAM-based DNN 978 inference accelerators," in *Proc. ASP-DAC*, 2021, pp. 372–377. 979
- [29] W. Lou, L. Gong, C. Wang, Z. Du, and X. Zhou, "OctCNN: A 980 high throughput FPGA accelerator for CNNs using octave convolution 981 algorithm," *IEEE Trans. Comput.*, vol. 71, no. 8, pp. 1847–1859, 982 Aug. 2022. 983
- B. Liu et al., "Frequency-domain inference acceleration for convolutional neural networks using ReRAMs," *IEEE Trans. Parallel Distrib.* 985 *Syst.*, vol. 34, no. 12, pp. 3133–3146, Dec. 2023.
- [31] W. Lou, J. Qian, L. Gong, X. Wang, C. Wang, and X. Zhou, "NAF: 987 Deeper network/accelerator co-exploration for customizing CNNs on 988 FPGA," in *Proc. DATE*, 2023, pp. 1–6. 989
- [32] E. Luo et al., "DeepBurning-MixQ: An open source mixed-precision 990 neural network accelerator design framework for FPGAs," in *Proc.* 991 *ICCAD*, 2023, pp. 1–9. 992
- [33] N. Fasfous et al., "AnaCoNGA: Analytical HW-CNN co-design using 993 nested genetic algorithms," in *Proc. DATE*, 2022, pp. 238–243. 994
- [34] Y. Liang et al., "An efficient hardware design for accelerating sparse 995 CNNs with NAS-based models," *IEEE Trans. Comput.-Aided Design* 996 *Integr. Circuits Syst.*, vol. 41, no. 3, pp. 597–613, Mar. 2022. 997
- [35] E. Jang, S. Gu, and B. Poole, "Categorical reparameterization with 998 Gumbel-Softmax," 2016, arXiv:1611.01144. 999
- [36] A. Kouris, S. I. Venieris, and C.-S. Bouganis, "A throughput-latency co- 1000 optimised cascade of convolutional neural network classifiers," in *Proc.* 1001 DATE, 2020, pp. 1656–1661.
- [37] B. Jacob et al., "Quantization and training of neural networks for 1003 efficient integer-arithmetic-only inference," in *Proc. CVPR*, 2018, 1004 pp. 2704–2713.
- [38] Y. Li et al., "MQBench: Towards reproducible and deployable model 1006 quantization benchmark," in *Proc. NeurIPS*, 2021, pp. 1–26. 1007
- [39] X. Zhang et al., "DNNExplorer: A framework for modeling and 1008 exploring a novel paradigm of FPGA-based DNN accelerator," in *Proc.* 1009 39th ICCAD, 2020, pp. 1–9.
- [40] Q. Xiao and Y. Liang, "Zac: Towards automatic optimization and 1011 deployment of quantized deep neural networks on embedded devices," 1012 in *Proc. ICCAD*, 2019, pp. 1–6. 1013
- [41] X. Xie, J. Lin, Z. Wang, and J. Wei, "An efficient and flexible 1014 accelerator design for sparse convolutional neural networks," *IEEE* 1015 *Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 7, pp. 2936–2949, 1016 Jul. 2021. 1017
- [42] M. Sun et al., "FILM-QNN: Efficient FPGA acceleration of deep neural 1018 networks with intra-layer, mixed-precision quantization," in *Proc. FPGA*, 1019 2022, pp. 134–145.
- [43] W. Sun, D. Liu, Z. Zou, W. Sun, S. Chen, and Y. Kang, "Sense: Model-1021 hardware codesign for accelerating sparse CNNs on systolic arrays," 1022 *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 31, no. 4, 1023 pp. 470–483, Apr. 2023. 1024