# Bank on Compute-Near-Memory: Design Space Exploration of Processing-Near-Bank Architectures

Rafael Medina<sup>®</sup>, *Graduate Student Member, IEEE*, Giovanni Ansaloni<sup>®</sup>, Marina Zapater<sup>®</sup>, *Member, IEEE*, Alexandre Levisse<sup>®</sup>, Saeideh Alinezhad Chamazcoti<sup>®</sup>, Timon Evenblij<sup>®</sup>, Dwaipayan Biswas<sup>®</sup>, *Member, IEEE*, Francky Catthoor<sup>®</sup>, *Fellow, IEEE*, and David Atienza<sup>®</sup>, *Fellow, IEEE* 

I. INTRODUCTION

1

Abstract-Near-DRAM computing strategies advocate for pro-2 viding computational capabilities close to where data is stored. 3 Although this paradigm can effectively address the memory-4 to-processor communication bottleneck, it also presents new 5 challenges: The strict resource constraints in the memory 6 periphery demand careful tailoring of architectural elements. 7 We herein propose a novel framework and methodology to 8 explore compute-near-memory designs that interface to DRAM <sup>9</sup> memory banks, demonstrating the area, energy, and performance 10 tradeoffs subject to the architectural configuration. We exemplify 11 this methodology by conducting two studies on compute-near-12 bank designs: 1) analyzing the interaction between control and 13 data resources, and 2) exploring the integration of processing 14 units with different DRAM standards. According to our study, 15 the optimal size ratios between instruction and data capacity 16 vary from 2× to 4× across benchmarks from representative 17 application domains. The retrieved Pareto-optimal solutions from 18 our framework improve state-of-the-art designs, e.g., achieving <sup>19</sup> a 50% performance increase on matrix operations with 15% 20 energy overhead relative to the FIMDRAM design. In addition, 21 the exploration of DRAM shows the interplay between available 22 internal bandwidth, performance, and area overhead. For exam-<sup>23</sup> ple, a threefold increase in bandwidth rises performance by 47% 24 across workloads at a 34% extra area cost.

Index Terms—Accelerator, compute-near-memory (CnM),
 DRAM, performance evaluation, processing-in-memory, system
 simulation.

Manuscript received 26 July 2024; accepted 28 July 2024. This work was supported in part by the Joint Research Grant for ESL-EPFL by IMEC; in part by the EC H2020 FVLLMONTI Project under Grant 101016776; in part by the ACCESS—AI Chip Center for Emerging Smart Systems, sponsored by InnoHK funding, Hong Kong, SAR; and in part by the Swiss State Secretariat for Education, Research, and Innovation (SERI) through the SwissChips Research Project. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Rafael Medina.*)

Rafael Medina, Giovanni Ansaloni, Alexandre Levisse, and David Atienza are with the Embedded Systems Laboratory, Ecole Polytechnique Federale de Lausanne, 1015 Lausanne, Switzerland (e-mail: rafael.medinamorillas@epfl.ch; giovanni.ansaloni@epfl.ch; alexandre.levisse@epfl.ch; david.atienza@epfl.ch).

Marina Zapater is with the REDS Institute, HEIG-VD, HES-SO, 1401 Yverdon-les-Bains, Switzerland (e-mail: marina.zapater@heig-vd.ch).

Saeideh Alinezhad Chamazcoti and Timon Evenblij are with the IMEC-CSA, Interuniversitair Micro-Elektronica Centrum, 3001 Leuven, Belgium (e-mail: saeideh.alin@imec.be; timon.evenblij@imec.be).

Dwaipayan Biswas and Francky Catthoor are with the IMEC-CSO, Interuniversitair Micro-Elektronica Centrum, 3001 Leuven, Belgium (e-mail: dwaipayan.biswas@imec.be; francky.catthoor@imec.be).

This article has supplementary downloadable material available at https://doi.org/10.1109/TCAD.2024.3442989, provided by the authors.

Digital Object Identifier 10.1109/TCAD.2024.3442989

ODERN applications, particularly in the high 29 performance computing, machine learning, and 30 data processing domains [1], have grown significantly in 31 memory footprint and computational intensity. This trend poses a challenge for the data transfers throughout the 33 system, exacerbating the performance disparity between 34 computation and memory, the so-called memory wall [2]. 35 As a result, a significant part of execution time and energy 36 is devoted to off-chip communication, stalling computation 37 [3], [4], [5], [6], [7]. 38

Near-data processing architectures alleviate these shortcomings by placing computing where the data is stored. These designs reduce the need for communication between main processors and memory elements, decreasing the latency in the system and increasing energy efficiency. In addition, 43 their close access to memory allows high parallelism when executing repetitive kernels [8], [9], [10].

Near-data processing alternatives can be divided into 46 compute-in-memory (CiM), where the array of memory cells is 47 customized to enable computation between the memory words, 48 and compute-near-memory (CnM), which places processing 49 units (PUs) close to the cell arrays without modifying them. 50 Both strategies can be implemented at any point of the 51 system memory hierarchy (caches, main memory, or storage) offering different degrees of parallelism [8], [9], [11]. Among 53 these, CnM at the bank level is a particularly promising 54 strategy [10], [12], [13], [14], [15], [16], [17]. It involves 55 closely interfacing the PUs with DRAM banks, avoiding 1) the 56 costly modification of the cell array IPs; 2) the stringent area restrictions within the bank; and 3) the energy overhead 58 to move data between the bank and the DRAM IO. By 59 also leveraging simultaneous access to the banks, bank-level 60 CnM architectures offer high-throughput, low-latency, and 61 low-energy data processing [9], [10]. 62

Although several bank-level CnM designs have been 63 proposed [10], [12], [13], [14], [15], [16], [17], they 64 highlight individual design points, without an analysis of 65 architectural parameters, DRAM protocols, and their impact on performance. Therefore, they cannot provide general 67 guidelines. Instead, we introduce a new methodology to 68 systematically explore the CnM design space for diverse 69 application domains, conforming to the DRAM protocol 70 modifications introduced by this paradigm. By simulating the 71

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

72 PUs and their interface to the DRAM banks, and providing 73 a programming model, we can analyse the effect of a wide 74 array of architectural choices on performance, energy, and 75 area. To this end, we provide a template based on the state-<sup>76</sup> of-the-art FIMDRAM architecture [16]. The template enables 77 the parametric definition of CnM solutions that interface 78 PUs with the DRAM memory banks in compliance with 79 available JEDEC standards. We demonstrate the versatility 80 of this methodology through the analysis of two crucial 81 dimensions of the CnM design, and quantify their tradeoffs 82 for the first time. First, we study the balance between control 83 and data resources at the PU (i.e., the storage capacity for <sup>84</sup> instructions and variables), which is essential under the CnM 85 area constraints to further exploit the data locality at the 86 DRAM proximity. Second, we explore how interfacing PUs banks in different DRAM standards impacts computing 87 to 88 behavior, showcasing that the standard choice can target the 89 optimization of different performance metrics to improve upon 90 the state-of-the-art designs. In summary, the contributions of this article are the following. 91

We introduce a CnM architectural template that allows to model PUs and the interfaced DRAM protocol according to the selected architectural parameters. We also provide a design exploration framework and a programming interface to simulate the execution of applications on the individual instances of the template.

We explore the trends in performance, area, and energy consumption of bank-level CnM PUs across design points, validated with ML and data processing compute kernels. For example, we show that FIMDRAM [16] can be outperformed by more than 1.95×, with only a 23% energy overhead when executing a convolution.

We report Pareto-optimal CnM PU configurations of the control and data resources across applications. Thus, we show optimal utilization of PU resources when the ratio of instruction to the data capacity is set between 2 and 4.

We analyse the integration of CnM PUs into different 4) 108 DRAM standards, showing the interplay among the 109 clock frequency, parallelism, and computing metrics. We 110 find that the use of LPDDR4 can degrade the energy 111 efficiency of CnM up to 23% with respect to HBM2, 112 and we show that GDDR5 can achieve 77% of the 113 performance of Hynix-AiM [14], an application-specific 114 design. 115

<sup>116</sup> The introduced framework is available at GitHub.

### II. RELATED WORK

117

<sup>118</sup> Compute-near-DRAM works have proposed to interface <sup>119</sup> the processing elements at different levels of the memory <sup>120</sup> structure [10], as illustrated in Fig. 1: (a) channel, (b) die, <sup>121</sup> (c) bank, or (d) subarray. Channel-level CnM (i.e., out of <sup>122</sup> the DRAM die) interfaces a PU with multiple DRAM dies <sup>123</sup> via an interposer [18], 3-D integration [7] or the DIMM <sup>124</sup> interconnect [19]. CnM at the die level places a PU within <sup>125</sup> the die, shared between the banks [4], [5], [6]. Computing <sup>126</sup> near the DRAM bank involves interfacing a PU to the banks <sup>127</sup> IO [12], [14], [15], [16], [17]. Finally, subarray-level CnM



Fig. 1. Diagram of the different levels of the DRAM structure where CnM PUs can be interfaced. (a) Channel level CnM. (b) Die level CnM. (c) Bank level CnM. (d) Subarray (SA) level CnM.

adds processing logic to each of the subarrays in the DRAM <sup>128</sup> bank [20], [21]. The choice of integration level rests on the <sup>129</sup> tradeoff between the computation potential and design effort. <sup>130</sup> Although computing at lower DRAM levels allows a higher <sup>131</sup> degree of parallelism and reduces the energy consumption, <sup>132</sup> it also increases the design effort due to the resource constraints [9], [10]. Among these alternatives, bank-level CnM <sup>134</sup> stands out as a tradeoff between performance and cost [10]. <sup>135</sup> This approach allows high-bandwidth and low-energy access <sup>136</sup> to the stored data without modifying the internal bank structure. However, the design of CnM architectures at the bank <sup>138</sup> level needs to address the stringent area limitations in the <sup>139</sup> DRAM context, where resource overhead is expensive [11]. <sup>140</sup>

State-of-the-art industrial bank-level CnM solutions show 141 a variety of objectives in their architectural design. 142 UPMEM [12], [13] targets flexibility by implementing com- 143 plex multithreaded PUs with a rich ISA, as well as large local 144 instruction and data memories. Computation is handled via a 145 memory-mapped control interface in each DDR4 die. On the 146 contrary, Hynix-AiM [14] and McDRAMv2 [15] focus only 147 on deep learning workloads. Hynix-AiM accelerates matrix- 148 vector multiplication employing dot product PUs attached to 149 GDDR6 banks. It also implements a data memory and a look- 150 up table to compute activations at each DRAM die, shared 151 among the banks. McDRAMv2 integrates systolic arrays 152 in its PUs to accelerate matrix-matrix multiplication within 153 the LPDDR4 memories. These PUs also include large data 154 memories and perform computation of common ML layers and 155 activation functions. Hynix-AiM and McDRAMv2 completely 156 avoid the use of instruction memories by handling execu- 157 tion through a modified interface with DRAM. In between 158 these works, FIMDRAM [16] and LPDDR-PIM [17] strike a 159 tradeoff between flexibility and kernel-specific performance. 160 Their PUs implement a simple single-instruction-multiple- 161 data (SIMD) pipeline and include small instruction and data 162 memories. 163

However, the works above [12], [14], [15], [16], [17] <sup>164</sup> lack an analysis of the underlying design space. Filling <sup>165</sup> this gap, we present a simulation framework that allows <sup>166</sup> designers to perform the architectural analysis of the bank- <sup>167</sup> level CnM solutions that execute domain-specific workloads. <sup>168</sup> Consequently, it enables hardware–software codesign from the <sup>169</sup> CnM system perspective. Unlike the existing simulators [12], <sup>170</sup>



Fig. 2. Overview of the proposed CnM framework, allowing simulation of ML and data processing compute kernels for performance, energy, and area estimates. The framework comprises the (a) architectural template modeling the behavior of the DRAM and PU according to design parameters, executing an application interpreted by the (b) programming interface.



Fig. 3. Architecture of the CnM PU and its interface to the banks. The design-time tunable parameters are highlighted in red.

171 [14], [15], [17], [22] it supports the easy configuration 172 of the CnM architectural parameters, including the datap-173 ath design and the DRAM banks. Furthermore, we ensure 174 JEDEC-compliance as required in the bank-level CnM, which 175 published CIM exploratory frameworks [23], [24] have not 176 addressed. Through two studies on the storage resources 177 of CnM PUs and the choice of the DRAM standard, we <sup>178</sup> demonstrate the flexibility and potential of the framework to guide design choices of CnM architectures. Our first study 179 180 focuses on the size of the data and control resources not explored in previous work [12], [13], [14], [15], [16], [17]. 181 We showcase the tradeoffs between the area, performance, and 182 183 energy consumption, and provide the Pareto-optimal points 184 for the first time for different target metrics when executing 185 relevant ML and data processing kernels. Next, while previous 186 designs focus on single DRAM configurations [12], [13], 187 [14], [15], [17], we explore how the implementation and 188 performance of CnM PUs are affected by the choice of DRAM 189 standard. This study depicts that CnM parallelism and working <sup>190</sup> frequency are governed by DRAM specifications. For example, <sup>191</sup> we illustrate that the GDDR5 memories can enable CnM <sup>192</sup> performances close to application-specific CnM designs [14], <sup>193</sup> and that CnM with LPDDR4 memories displays higher energy <sup>194</sup> overheads than HBM2 due to a lower performance that makes 195 static power consumption prominent.

### III. COMPUTE-NEAR-MEMORY DSE FRAMEWORK 196

Our framework, depicted in Fig. 2, is composed of 1) a CnM <sup>197</sup> architectural template that provides a configurable model of <sup>198</sup> a PU attached to the DRAM banks and 2) a programming <sup>199</sup> interface with DSE support that interprets an application written <sup>200</sup> in assembler to be executed on an instance of the CnM template. <sup>201</sup> The CnM architectural template itself comprises a tunable <sup>202</sup> SystemC model of a PU, which allows to explore the design <sup>203</sup> tradeoffs and to synthesize specific instances; and a DRAM <sup>204</sup> simulator <sup>[25]</sup>, which provides the timing of the sequence <sup>205</sup> of DRAM commands in Fig. 2(b), conforming to compatible <sup>206</sup> JEDEC standards that trigger CnM execution in the PU <sup>207</sup> model. <sup>208</sup>

### A. Compute-Near-Memory Architectural Template

As depicted in Fig. 3, the architectural template defines a 210 PU interfaced with two DRAM banks (A and B). The PU, 211 described in Section III-B, implements an SIMD pipeline 212 that supports addition, multiplication, multiply-add (MAD), 213 and multiply-accumulate (MAC) operations, which are widely 214 present in the data-intensive applications. It also implements 215 simple control and data movement instructions as defined in 216 Section III-C. By instantiating one PU per every two banks 217 and exploiting concurrent access to all the banks in a channel, 218 this architecture enables massively parallel execution. The 219 template supports integration with different DRAM standards 220 as described in Section III-D. The architectural template is 221 inspired by industry-proven FIMDRAM [16], which facilitates 222 a domain-specific starting point and ensures compliance with 223 JEDEC standards [26], [27], [28], [29]. The template gen- 224 eralizes the FIMDRAM design through parameter tuning to 225 enable the extraction of prevailing trends and can emulate it 226 as a specific instance. 227

### B. Processing Unit Architecture

To support the functionality of the architectural template, <sup>229</sup> the PU is composed of three main elements shown in Fig. 3: <sup>230</sup> 1) register files holding scalar and vector data as well as <sup>231</sup> CnM instructions; 2) an SIMD arithmetic unit (AU) capable <sup>232</sup>

209

 TABLE I

 Instructions Supported by the CnM Architectural Template

Instruction	Description				
NOP CLKS	Multi-cycle pipeline stalling.				
JUMP ADDR ITER	Repeated jump back for looping.				
EXIT	End of the CnM execution.				
	Data movement among register files and				
MOV DST SRC RELU	between GRFs and banks, with				
	optional ReLU.				
ADD DST SRC0 SRC1	Addition.				
MUL DST SRC0 SRC1	Multiplication.				
MAD DST SRC0 SRC1 SRC2	Multiply-and-add.				
MAC DST SRC0 SRC1	Multiply-and-accumulate.				

<sup>233</sup> of performing multiplication and addition; and 3) a control <sup>234</sup> unit (CU) managing the execution of the instructions, and the <sup>235</sup> interface with the host CPU and the memory banks.

Four different register files are located within the PU. First, 236 237 the control register file (CRF) holds up to C 32-bit instruction words to be interpreted by the CU, acting as a local instruction 238 239 memory. The scalar register file (SRF) can store R scalar variables for multiplication and R for addition, which are 240 241 replicated in the AU for every SIMD lane. Finally, two vector <sup>242</sup> register files (general register files, GRFs) are present, each 243 with capacity for R vectors of S words. C and R hence 244 indicate the amount of resources devoted to the instructions <sup>245</sup> and data. We explore their interplay in Section V. As depicted 246 in Fig. 3, GRF A and GRF B are interfaced to the banks A <sup>247</sup> and B, respectively, to allow for the direct data movement. <sup>248</sup> The number of SIMD lanes S and the data type should be chosen to correspond with the width of the bank IO (S  $\times$ 249  $_{250}$  word\_bits = IO\_bits). For instance, if implementing a 16-bit data type, S needs to be set to 16 in accordance with the 256-251 252 bit HBM2 bank IO [26]. As the choice of DRAM standard alters the interface between the PU and the bank, Section VI 253 254 analyses the effects of bandwidth changes on computing behavior. In the PU, data movement is supported among 255 data register files. An optional SIMD ReLU operation is also 256 257 enabled when moving the data to a GRF.

The AU comprises *S* multipliers and *S* adders that perform in lock-step for SIMD execution. Inputs can be obtained from the GRFs, the SRF, or either of the interfaced banks. The result of the operation is written back to one of the GRFs. Additionally, to allow for MAD and MAC, the output of the multipliers can be supplied into the adders.

Finally, the CU is in charge of the execution flow. It comprises the interface with the DRAM commands that govern (described in Section III-D), and the logic to retrieve and decode the instructions in the CRF.

### 268 C. Processing Unit ISA

When the execution of the PU is directed by the DRAM cro commands, a five-stage pipeline is triggered: 1) decode of an instruction; 2) load data from the bank; 3) multiplication; 272 4) addition; and 5) writeback to the GRF or bank. After 273 it starts, the pipeline advances using the memory clock 274 without requiring further DRAM commands. Any of the stages 275 after decode can be skipped if they are not needed for 276 the executed instruction, e.g., instructions can skip the Load



Fig. 4. State of the interface between the DRAM banks and the PU when (a) reading data from DRAM in memory mode, (b) writing to the PU registers, (c) executing an instruction that writes back to bank A, and (d) executing an instruction that reads from bank B.

stage if they do not involve reading from a DRAM bank. <sup>277</sup> As in FIMDRAM [16], the PU pipeline implements three <sup>278</sup> types of instructions (described in Table I) which support the <sup>279</sup> execution of the linear algebra kernels present in a broad set of <sup>280</sup> applications, including ML, as shown in Section IV-A. Flowcontrol instructions (NOP, JUMP, and EXIT) guide general <sup>282</sup> CnM execution. Next, data movement in the PU is handled <sup>283</sup> by MOV instructions. Finally, arithmetic instructions enable <sup>284</sup> SIMD addition, multiplication, MAD, and MAC. <sup>285</sup>

286

### D. Interface Between Host and DRAM Banks

To support CnM, the host can alternate between two 287 DRAM operation modes: 1) memory mode and 2) CnM 288 mode. Memory-mapped registers are employed to manage 289 the mode changes. In the memory mode, the DRAM acts 290 as a normal memory and the PUs are inactive, as shown 291 in Fig. 4(a). During the CnM mode, instead, the PUs are 292 active, and concurrent access to all the banks is enabled, 293 i.e., a single DRAM command handles the behavior of all 294 the banks in the memory channel. This mechanism allows to 295 govern the execution of the PUs using the standard DRAM 296 commands, avoiding modifications in the memory controller 297 or in the interface between the host CPU and memory. Hence, 298 computation near-memory is managed by issuing read (RD) 299 and write (WR) commands to the correct addresses, which 300 simultaneously arrive at the banks and the PUs. 301

The DRAM command and the address trigger both writes <sup>302</sup> to the memory-mapped PU registers [Fig. 4(b)] and execution <sup>303</sup> of instructions [Fig. 4(c) and (d)]. Specifically, the DRAM <sup>304</sup> address is extended by one bit so that the new most significant <sup>305</sup> bit (MSB) determines which of the two actions is performed. <sup>306</sup> To guarantee synchronization between the PU execution and <sup>307</sup> access to the correct data in DRAM [10], [16], we assume <sup>308</sup> that reordering of commands and squashing of reads during <sup>309</sup> the CnM mode are avoided at the memory controller. <sup>310</sup>

Supporting concurrent access to all the banks involves <sup>311</sup> modest modifications to the memory controller. Since memory <sup>312</sup> operations cannot be pipelined across the bank groups, consecutive commands need to comply with the longer timings for <sup>314</sup> the same-bank access. To simulate this behavior and support a <sup>315</sup> wide range of protocols, we extended an open-source DRAM <sup>316</sup> simulator, Ramulator [25], to 1) model the channel-wide scope <sup>317</sup> of memory accesses; 2) reflect the scheduling modifications <sup>318</sup> <sup>319</sup> due to the simultaneous bank access; and 3) monitor the state <sup>320</sup> of the DRAM rows, i.e., whether they are open or closed.

### 321 E. Programming Interface

The execution of an application on the CnM architectural template requires a corresponding sequence of DRAM commands governing data movement and PU operation. To generate such a sequence while abstracting from the ISA implementation and memory-mapping aspects, the programming interface presented in Fig. 2(b) is employed. Since its flexibility matches that of the template, the programming interface allows to sweep the available architectural parameters for each executed application, supporting a fast exploration of the design space.

The application is implemented using a custom assem-332 333 bly language with a reduced number of instructions. These <sup>334</sup> instructions comprise the ISA defined in Table I, commands 335 to write to the different register files in the PU, and an EXEC <sup>336</sup> instruction to generate the DRAM sequence which will trigger <sup>337</sup> the CnM execution. Taking the application code as input, the 338 assembler generates the corresponding sequence of DRAM 339 commands as depicted in Fig. 2(b). In addition to writing 340 the local data memories, the sequence of CnM instructions is <sup>341</sup> written into the CRF starting from the index specified in the 342 code. Afterward, to generate the DRAM commands to trigger 343 the execution, the instruction memory is considered from the 344 initial index until the first EXIT command. If processing a 345 JUMP instruction, the assembler generates the corresponding 346 commands to decode the instructions in every iteration.

### 347 F. Compute-Near-Memory Execution

To execute an application on the CnM PUs, first the pro-348 349 gramming interface is employed to obtain the input sequence 350 of DRAM commands. The memory controller, modeled by Ramulator [25] with the extensions described in Section III-D, 351 <sup>352</sup> receives this sequence and schedules the commands according 353 to the selected DRAM standard and the concurrent access to <sup>354</sup> all the banks. Consequently, it inserts the additional commands 355 required to abide by DRAM protocols, such as activation, 356 precharge, and refresh, and specifies the cycle when each 357 command is issued. The resulting timed sequence arrives at 358 the memory banks and the PUs, modeled by the instance <sup>359</sup> of the architectural template in Fig. 2(a) with the chosen 360 architectural parameters. There, the commands are interpreted at the corresponding cycle to perform writes to the PU registers 361 <sup>362</sup> and to trigger the execution of the instructions that implement 363 the application.

Thanks to the matching configurability of the template and the interface, an application can be executed on different achitectural instances without any modification of the code. As a result, multiple instances of the execution process can be simulated, sweeping architectural parameters to perform a rapid DSE. Such flexibility enables the assessment of the data representation, level of integration, and usage of resources in the CnM context. In the following sections, we showcase the are latter option, key in the CnM system design, by analysing the configuration of the PU instruction and data capacity along 373 with the impact of interfacing to different DRAM standards. 374

### A. Kernels Mapped to the CnM Architecture

The programming interface described in Section III-E <sup>377</sup> allows the parameterized implementation of different kernels <sup>378</sup> using our bank-level CnM architectural template. Here, we <sup>379</sup> provide the mapping of five kernels, shown in Fig. 5: vector <sup>380</sup> addition, dot product, matrix–vector multiplication, matrix <sup>381</sup> multiplication, and convolution. These linear algebra and data <sup>382</sup> processing operations are widely present in machine learning <sup>383</sup> and scientific computing workloads where the memory com-<sup>384</sup> munication bottlenecks are frequent, e.g., in the transformer <sup>385</sup> models [17]. They also allow to study the behavior of both <sup>366</sup> 1-D and 2-D kernels, which exhibit different requirements for <sup>387</sup> computing and communication. <sup>368</sup>

The vector addition kernel sums V pairs of *n*-dimensional <sup>389</sup> vectors. Every vector is stored in memory in row-major <sup>390</sup> order, so that every DRAM column contains S consecutive <sup>391</sup> dimensions of a vector. As shown in Fig. 5(a), to execute <sup>392</sup> the kernel, the PU moves the first element of each vector <sup>393</sup> pair to the general registers, and adds them together with the <sup>394</sup> corresponding second element obtained from the banks. The <sup>395</sup> results are stored back in memory. <sup>396</sup>

The *dot product* kernel performs *V* dot product operations <sup>397</sup> between two groups of the *V n*-dimensional vectors. Each <sup>398</sup> vector is transposed and stored in memory in column-major <sup>399</sup> order. During execution, the PU moves the first vector group <sup>400</sup> to the GRF. Then, the elements of this group are multiplied <sup>401</sup> by the corresponding ones from the second group obtained <sup>402</sup> from DRAM, and the result is accumulated in one of the <sup>403</sup> general registers to progressively obtain the dot product results <sup>404</sup> as depicted in Fig. 5(b).

The matrix-vector multiplication kernel multiplies a vector  $_{406}$  $A_n$  by a matrix  $B_{n \times p}$  to obtain the vector  $C_p$ . The scalar RF  $_{407}$ holds the elements of A, while B is stored in DRAM. To  $_{408}$ execute the kernel [Fig. 5(c)], each element of A performs  $_{409}$ an SIMD multiplication with the corresponding elements of  $_{410}$ several columns in B, accumulating the results in the GRF.  $_{411}$ 

The *matrix multiplication* kernel multiplies the two matrices  $_{412}$  $A_{m \times n}$  and  $B_{n \times p}$ , obtaining the matrix  $C_{m \times p}$  as a result. The  $_{413}$ elements of *A* are loaded into scalar registers, while the rows of  $_{414}$ the matrix *B* are aligned and sequentially stored in DRAM. To  $_{415}$ obtain the rows *C*, the elements of *A* multiply and accumulate  $_{416}$ the columns of *B* in parallel, storing the results in the general  $_{417}$ register file [Fig. 5(d)].

The *convolution* kernel convolves a series of  $c_o$  filters <sup>419</sup>  $(k \times k \times c_i)$  with the input tensor  $(h_i \times w_i \times c_i)$ , resulting in <sup>420</sup> the output tensor of dimensions  $h_o \times w_o \times c_o$ . The weights <sup>421</sup> and biases of each filter are loaded into the SRF as depicted <sup>422</sup> in Fig. 5(e). The elements in the SRF operate channel by <sup>423</sup> channel with all the relevant input tensor elements, which are <sup>424</sup> unrolled in the row orientation when stored in DRAM. The <sup>425</sup> different output channels are obtained through repeated MAC <sup>426</sup> operations with the corresponding filter coefficients, storing <sup>427</sup> the results in the GRFs [Fig. 5(e)].





Fig. 5. Mapping of the different kernels to the CnM architecture. The red rectangles show the tilings used for computation, i.e., the elements stored in one vector or scalar register at a time. (a) Vector addition (A + B = C) (b) Dot product  $(A \cdot B = C)$  (c) Matrix-vector multiplication  $(A \times B = C)$ . (d) Matrix-matrix multiplication (A  $\times$  B = C). (e) Convolution (A  $\star$  B = C).

### 429 B. Experimental Setup

We employ our CnM framework to analyse the performance 430 431 of different PU configurations, modeled as instances of the 432 architectural template. The DRAM simulator provides the 433 scheduling of the DRAM commands, while the SystemC 434 model simulates functionality. Across instances, we used the 435 half-precision floating point format (16 bits), a common choice 436 for efficient HPC and ML implementations [16]. In addition to 437 the functional simulation performed with the framework, we 438 employ Mentor Catapult to perform high-level synthesis of the SystemC-defined designs, and next we utilize Cadence Genus 439 440 and Joules to obtain postsynthesis area and energy results using TSMC 28 nm HPC logic technology. 441

We realize two explorations analysing different architectural 442 443 design dimensions. In Section V, we obtain different PU design points by varying the amount of resources devoted 444 controlling execution (C control registers) and storing the to 445 kernels dataset (R scalar and general registers). We analyse 446  $= \{16, 32, 64, 128\}$  registers per CRF and  $R = \{4, 8, 16, 32\}$ 447 C 448 registers per SRF and GRF. The HBM2 DRAM standard [26] <sup>449</sup> with a 2.4 Gb/s interface is considered for this exploration. To 450 adapt to its 256-bit IO bank interface, the number of SIMD 451 lanes in the datapath (S) is set to 16. The PU designs are 452 synthesized targeting 300 MHz, matching the frequency of the 453 HBM2 internal clock.

Next, we analyse in Section VI the performance of the 454 455 CnM PUs when integrated into a channel of different pop-456 ular DRAM standards. The HBM2 interface is set as the 457 comparison baseline, resembling the FIMDRAM configura-458 tion [16]. DDR4 [27] is studied as a standard involving a 459 low bandwidth interconnect. Exemplifying an alternative high 460 bandwidth DRAM standard, GDDR5 [28] is also considered in

TABLE II CONFIGURATION OF THE DRAM STANDARDS FOR THE CNM ANALYSIS

	HBM2	DDR4	GDDR5	LPDDR4
	[26]	[27]	[28]	[29]
Data rate (Gbps)	2.4	3.2	4	3.2
Array width		8x	16x	16x
Internal clock (MHz)	300	400	1000	200
Number of banks / PUs	16 / 8	16 / 8	16 / 8	8/4
Bank IO interface (bits)	256	64	256	256
PU SIMD lanes (S)	16	4	16	16
Peak PU throughput (Gbps)	76.8	25.6	256	51.2

the analysis. Finally, we evaluate LPDDR4 [29], a low power 461 standard. The parameters employed in this second study are 462 shown in Table II. To achieve a fair comparison frame, the 463 exploration considers 4 Gb DRAM channels across standards, 464 and the PU instances employ C = 32 and R = 8 as the 465 sizing parameters. The CnM PUs are synthesized targeting 466 the frequency of the internal clock in the standard, and their 467 number of SIMD lanes S is set to adapt to the bank IO 468 interface. 469

To match the design points with different application 470 domains, we use the kernels previously described as the refer- 471 ence points, sized as shown in Table III. To be representative 472 of general trends for arbitrarily sized kernels, the selected 473 dimensions imply data mappings significantly larger than what 474 the PUs can hold for a single kernel iteration. 475

#### V. EXPLORATION OF BANK-LEVEL CNM PU DESIGNS 476 477

### A. Area Results

Before the studies of performance and energy consump- 478 tion, we focus on the area occupation of the analysed PU 479 configurations to examine overhead at the confined DRAM 480

TABLE III BENCHMARK PARAMETERS EMPLOYED IN THE EXPLORATION OF PU DESIGN POINTS (SINGLE PU) AND OF THE INTEGRATION OF PUS IN CHANNELS OF DIFFERENT DRAM STANDARDS (CHANNEL)

Kernel	Single PU	Channel			
Vector addition	V = 129 m = 129	V = 256 m = 256			
Dot product	v = 120, n = 120	V = 250, n = 250			
Matrix-vector	n - n - 180	n - n - 1024			
multiplication	n = p = 100	n - p - 1024			
Matrix	m - n - n - 60	m = n = p = 128			
multiplication	m = n = p = 00				
	Input = $11 \times 11 \times 34$	Input = $24 \times 24 \times 32$			
Convolution	$\text{Output} = 9 \times 9 \times 16$	$Output = 20 \times 20 \times 32$			
	Filters $= 3 \times 3 \times 34$	Filters $= 5 \times 5 \times 32$			



Fig. 6. Synthesized area of the components across PU configurations, normalized by the baseline design [16].

<sup>481</sup> bank periphery. This exploration allows to assess the cost of
<sup>482</sup> increasing computing performance via enlarging the register
<sup>483</sup> files to improve locality. Fig. 6 shows the normalized area
<sup>484</sup> results after synthesis of the modeled CnM PUs, comprising
<sup>485</sup> the CU, the AU, and the register files.

Thanks to the simplicity of the supported instruction set, the 486 487 CU has a low impact on the area of the PU. Its occupation 488 remains constant across configurations, barely affected by the size variation of the register files. The area of the AU is also 489 stable among the studied designs, occupying a considerable 490 fraction of the PU. However, the overhead of the design is 491 <sup>492</sup> mainly dictated by the storage elements. Particularly, GRFs 493 rapidly dominate when increasing the number of registers to achieve better locality. Since 256-bit vector registers are 494 495 employed in this round of experiments (S = 16), the PUs with the largest R values need to accommodate up to 16 kbit of 496 <sup>497</sup> data registers. SRF occupation also presents a linear growth but with a lower impact on area. Similarly, expanding the 498 <sup>499</sup> instruction capacity to allow the execution of more operations <sup>500</sup> per iteration, reducing loop overhead, makes the CRF area significant when comprising more than 64 instructions (> 2 kbit). 501 Key Takeaway 1: Register files dominate the area of the 502 <sup>503</sup> PU, followed by the arithmetic logic.

Consequently, the correct sizing of the data and instruction register files is key to obtaining good performance and energy consumption while optimizing the area of the PU, as explored in the next sections.

#### 508 B. Performance Results

<sup>509</sup> Run-time performance of the benchmark kernels is limited <sup>510</sup> by the amount of computation that can be mapped to the PU

Vector addition Convolution 128 12 0.61 2 0.96 # Control Registers 4 2 0.96 1.8 32 0.96 9 0.67 0.6 0.6 32 16 32 16 8 4 8 # Data Registers # Data Registers

Fig. 7. Performance results (FLOPS) when executing representative kernels, normalized with respect to the FIMDRAM [16] configuration (C = 32 and R = 8). Vector addition (representing 1-D kernels) displays a mainly C-limited behavior (no performance increase when adding data registers), while convolution (representing 2-D kernels) is primarily R-limited (adding control registers fails to speed up execution). Detailed performance of all kernels can be found in the supplementary material.

at once, executed as a loop. Larger computation tiles present 511 a lower loop overhead and an increased data locality. In turn, 512 the size of such tile is limited by two factors: 1) the number of 513 control registers *C* and 2) the size of the data register files *R*. 514 The first factor defines the total instruction capacity. Instead, 515 the amount of data registers establishes how many variables 516 can be used in an iteration before needing an update. For a 517 specific kernel we define *C* and *R* configurations as *C*-limited 518 if the number of control registers is more restrictive than *R* or 519 *R*-limited otherwise. 520

Illustrating these trends, Fig. 7 shows the performance  $_{521}$  results when executing representative kernels in different  $_{522}$  configurations of CnM PUs, normalized with respect to  $_{523}$  the FIMDRAM configuration [16]. The plots demonstrate  $_{524}$  *C*-limited execution when the performance values remain  $_{525}$  unchanged when moving along the *X*-axis. Here, for a certain  $_{526}$  number of control registers, increasing the data capacity  $_{527}$  fails to achieve a performance improvement. Correspondingly,  $_{528}$  *R*-limited performance is exhibited when the values do not  $_{529}$  vary along the *Y*-axis.

Experiments show that the 1-D kernels (vector addition and 531 dot product) are primarily C-limited workloads. Due to their 532 lack of data reuse, varying the C and R configurations does not 533 alter the number of memory accesses. Thus, the performance 534 improvements when increasing instruction capacity arise from 535 the reduction in loop overhead and the lower average latency 536 between the DRAM commands, as sequential accesses better 537 exploit row locality. Contrarily, Fig. 7 demonstrates that the 538 performance of 2-D kernels (matrix-vector multiplication, 539 matrix multiplication, and convolution, represented by the 540 latter) is mostly R-limited. The data reuse inherent to the 541 matrix operations allows to employ the contents of the data 542 registers in several iterations before being updated. As a result, 543 adding more data registers diminishes the number of memory 544 accesses during execution, which in turn boosts the utilization 545 of the AU, as depicted in the representative convolution 546 example in Fig. 8. 547

Overall, results in Fig. 7 reveal the need to balance the 548 number of instruction and the data registers in order to attain 549 good performance at the lowest area cost, as large register files 550 can increase overhead by more than 100%. Fig. 9 illustrates 551



Fig. 8. Analysis of the instruction mix of the convolution kernel across C and R configurations. (a) Number of memory access normalized with respect to the FIMDRAM [16] configuration (C = 32 and R = 8). (b) Utilization of the AU, measured as the ratio between executed arithmetic instructions and the total number of instructions.





Fig. 10. Energy consumption (Joules) of a PU when executing representative kernels, normalized with respect to the FIMDRAM [16] configuration (C = 32 and R = 8). Energy use in vector addition (representing 1-D kernels) displays higher sensitivity to data capacity than in convolution (representing 2-D kernels). Detailed energy consumption of all kernels can be found in the supplementary material.



Fig. 9. Performance speedup over the baseline design [16] for representative kernels executed on PU with different C and R configurations. The best performing ratios between instruction and data capacity are highlighted in yellow. (a) Vector addition. (b) Dot product. (c) Matrix–vector multiplication.

Fig. 11. Breakdown of energy results for vector addition (VA) and matrix– vector multiplication (MVM). (a) Percentage of static energy with respect to the total consumption. (b) Energy consumption per component.

<sup>552</sup> the performance change when varying the amount of control <sup>553</sup> registers (C) for set sizes of the data register files (R). Across  $_{554}$  workloads, for each value of R the speed-up stops growing at  $_{555}$  a certain value of C, at which point the instruction memory 556 can access all the data registers in one iteration. Notably, these plateaus occur at ratios between instruction and data 557 558 capacity that are consistent within the analysed kernel. For 1-D kernels, the optimal sizing ratio between instruction and 559 560 data capacity is equal to 4. This proportion allows to allocate the high number of memory access instructions per iteration 561 <sup>562</sup> required by the kernel. For example, an improvement of more 563 than  $1.6 \times$  is achieved when increasing C from 16 to 128 when R = 16, as shown in Fig. 7. Instead, 2-D kernels 564 <sup>565</sup> present a lower optimal ratio of 2 between instruction and  $_{566}$  data capacity [Fig. 9(c)]. The lower number stems from the 567 presence of more arithmetic operations per memory access. <sup>568</sup> In particular, multiplying the data capacity by eight achieves  $_{569}$  more than 2.6× performance increase for these kernels 570 when  $C \ge 64$ .

According to these results, PU designs can target differtradeoffs through the sizing of register files. Maximum performance across workloads can be achieved by choosing the more limiting ratio C/2R = 4 on 1-D kernels. However, kernels with lower optimal ratios suffer from low utilization. For example, while the configurations C = 128 and R = 16 achieves the best performance in all the kernels for the chosen 577 number of data registers, more than half of the instruction 578 capacity is unused for the 2-D workloads. 579

580

### C. Energy Results

The energy consumed by the PU across configurations when 581 executing representative kernels is shown in Fig. 10. These 582 results illustrate a rise in energy consumption across workloads 583 when increasing the data capacity, in dependence on the area 584 of the PU and on the achieved performance. A PU covering a 585 wide area implies both larger static power and a higher number 586 of components consuming switching power. However, higher- 587 performance designs execute the kernels faster, diminishing 588 leakage energy. At a lesser degree, results also show that, 589 when performance is limited by R or C, increasing the other 590 parameter only leads to higher energy consumption due to 591 additional leakage. Since the FLOP count for each operation 592 remains constant across C and R configurations, the heatmaps 593 in Fig. 10 also provide energy efficiency metrics, indicating 594 the power consumed per unit of performance (normalized 595 W/FLOPS). 596

Fig. 10 depicts steeper growths in the energy costs of 1-D  $_{597}$  kernels: since they are mainly *C*-limited kernels, the addition  $_{598}$  of data registers fails to significantly improve the performance,  $_{599}$  and thus the static component of the power is not offset by  $_{600}$ 

 $_{601}$  a faster execution. Likewise, reducing R has a low impact on 602 the run-time of vector kernels, and thus higher energy savings 603 are achieved. Instead, 2-D kernels benefit from the larger data 604 RFs, as the improved performance reduces the relative energy increase. Illustrating these trends, Fig. 11(a) depicts how for 605 606 the vector addition the ratio of static energy grows more rapidly with the number of data registers than for the matrix-vector 607 608 multiplication. Besides, as 2-D kernels exploit data locality the SRF, one of the GRFs can be turned off to decrease at 609 610 energy consumption. Thus, the percentage of energy consumed 611 by GRFs is larger in 1-D workloads than in 2-D kernels, as <sup>612</sup> shown in the breakdown of percomponent energy in Fig. 11(b). 613 Consequently, energy results of 1-D workloads are more sensitive 614 to the addition of the data registers. Overall, optimizing the 615 sizing parameters can improve energy consumption by 50% for 1-D kernels and by 30% for 2-D workloads. 616

**Key Takeaway 2:** Mappings that minimize the use register files reduce the energy overhead in loop kernels.

### 620 D. Performance, Power and Area Tradeoffs

Fig. 12 shows the performance, energy consumption, and area tradeoffs at the PU when executing the two representative kernels for 1-D and 2-D operations, respectively, dot product and convolution. We highlight several *C* and *R* configurations showing sizing trends: "FIMDRAM" resembling the stateof-the-art design [16] (C = 32 and R = 8), a low power configurations (C = 32 and R = 4), two designs optimized for 1-D (C = 64 and R = 8) and 2-D operations (C = 32 and R = 16), and a configuration with good overall performance (C = 64 and R = 16).

In the first row of Fig. 12, the graphs show how improve-631 632 ments in speed-up come at an energy cost. However, increases 633 in energy have more impact on 2-D kernels than on 1-D 634 operations, as conveyed by the difference in slope and cor-635 relation coefficient. While energy increases are mainly driven 636 by expansions in data capacity that mostly enhance the 637 behavior of 2-D computations, adding instruction registers to 638 improve 1-D operations has a lower energy overhead. These 639 trends are depicted again in the graphs comparing area and 640 speed-up, where again area increases have a bigger effect on the execution of 2-D kernels. Finally, the final row in 641 642 Fig. 12 showcases the linear relationship between the area 643 and energy requirements. The graph depicts how for the 1-D 644 kernels, adding more area causes a steeper growth in energy  $_{645}$  consumption. As shown in Fig. 11(a), this difference derives 646 from the higher impact of static power, since more GRF 647 resources are employed and run-time is not improved enough 648 to offset the static power consumption.

**Key Takeaway 3:** The relations between performance, power, and area are kernel-dependant and linear.

<sup>651</sup> When compared to the analysed design points, the baseline <sup>652</sup> inspired on the FIMDRAM exhibits good performance at <sup>653</sup> low energy and area costs, residing at the surroundings of <sup>654</sup> the Pareto frontier. However, the PU can be modified to <sup>655</sup> achieve lower power consumption and area occupation, or <sup>656</sup> better performance. The low power configurations (C = 32



Fig. 12. Analysis of performance, energy and area tradeoffs for dot product and convolution kernels. The first row shows performance versus energy, the second row shows performance versus area, and the third row shows energy versus area. Highlighted PU configurations are shown in nonblue colors.

and R = 4) achieves 20% decrease in energy consumption 657 and 19% lower area at a 39% performance cost with respect 658 to FIMDRAM. A design doubling the number of instruction 659 registers (C = 64 and R = 8) can improve performance 660 of 1-D operations in 23% with low energy (4%) and area 661 (9%) overheads, and without affecting run-time or energy 662 consumption of 2-D kernels. In turn, multiplying by two the 663 number of the data registers in a PU (C = 32 and R = 16) 664 achieves up to 50% speed-up of 2-D operations with a 40% 665 area cost and a maximum energy overhead of 15%. Finally, 666 performance can be improved across kernels by increasing 667 both C and R (C = 64 and R = 16). While the area of 668 the design increases in 48%, speed-ups as high as 50% are 669 achieved at less than 33% energy overhead. 670

Key Takeaway 4: Area constraints near the bank oblige 671 tuning of instruction and data capacity for CnM viability. 672

Register files should be sized to allow for the instructions  $_{673}$  held at one time to make use of all the available data storage.  $_{674}$  Correspondingly, they should display ratios from  $2 \times$  to  $4 \times$   $_{675}$  between the instruction and variable capacity. By employing  $_{676}$ 



Fig. 13. Total area of the PUs in a channel (a), area per bank IO bit of the PUs in a channel (b), and area per CnM throughput (c) across DRAM configurations, normalized by the FIMDRAM baseline.

<sup>677</sup> our framework, these favorable configurations can be assessed <sup>678</sup> and identified.

## 679 VI. INTERFACING DIFFERENT DRAM STANDARDS

### 680 A. Area Results

As in the previous study, we first explore the area overhead 681 682 of placing PU units near the DRAM banks. However, we now 683 focus on the interaction between parallelism, interface width, and clock frequency at the channels of the DRAM standards 684 685 listed in Table II. We consider a single PU configuration that resembles the FIMDRAM design (C = 32 and R = 8) [16]. 686 687 The area occupation of the PUs in the standards is analyzed 688 in Fig. 13. The graph on the left shows total PU area in a channel, i.e., the area overhead per 4 Gb. With the same width 689 690 of bank interface (S = 16) and number of PUs, HBM2 and GDDR5 have equal number of interfaced PU bits (2 kbit and 691 128 SIMD lanes). Nevertheless, the higher clock frequency 692 increases the area overhead in the GDDR5 channel, mainly 693 <sub>694</sub> due to the critical paths in the AU. DDR4 has one fourth of the interfaced channel bits of HBM2 (32 lanes), resulting in 695 the lowest area overhead despite its faster 400 MHz internal 696 clock. Instead, for LPDDR4 the reduced overhead due to the 697 kbit (64 lanes) interfaced is further decreased by the low 1 698 200 MHz internal frequency. 699

The PU area per interfaced bit is shown in Fig. 13(b). Here, Tot the effects of clock frequency are better perceived and the Toz disparities due to different total number of PUs and SIMD Toz lanes are concealed. Among the standards, the size of the AU To4 and the GRFs vary according to the clock frequency. Besides, To5 the DDR4 standard shows a larger control overhead, since the To6 employed PUs compute using four SIMD lanes, instead of the To7 16 lanes used in the remainder of standards.

Fig. 13(c) displays area results per peak PU throughput. Considering the values in Table II, we show that, for DDR4 and GDDR5, the area overhead is offset by the high throughnu achievable with their faster clock frequencies. Likewise, LPDDR4 has low area efficiency due to its limited throughput. **Key Takeaway 5**: The DRAM standard determines the achievable throughput between bank and CnM PU.

An analysis of the area and throughput trade-offs from the perspectives of a single channel and total DRAM memory can total be found in the supplementary material.



Fig. 14. Relative performance (FLOPS, the higher the better) when executing MVM with different matrix sizes, normalized with respect to the execution of  $16 \times 16$  MVM employing HBM2.

718

### B. Performance and Energy Results and Tradeoffs

All the previous results referred to the large kernel dimensions 719 in Table III to leverage CnM massive parallelism. To illustrate 720 the results of instead employing constrained input sizes, Fig. 14 721 shows the interaction between the dimensions of a matrix-722 vector multiplication kernel and the employed DRAM standard. 723 When executing small kernels, the lower number of SIMD 724 lanes in the DDR4 channel results in a higher fraction of active 725 lanes than in the PUs of the HBM2 channel. For instance, 726 MVM computation with a  $32 \times 32$  matrix can be parallelized 727 over 32 lanes, which represent the total number of SIMD lanes 728 in DDR4, but only one fourth of the lanes in HBM2. As a 729 result, the same number of DRAM commands is needed for 730 executing the kernel in both standards, and the higher clock of 731 DDR4 offsets the lower parallelism offered to match HBM2 732 performance. Nonetheless, when larger kernels are employed, 733 all the SIMD lanes in the HBM2 are used, and thus the higher 734 parallelism reduces the amount of DRAM commands needed 735 for execution. Fig. 14 illustrates the stabilization of speed-up 736 for large kernels, where the performance difference represents 737 the interplay between the level of parallelism and the processing 738 frequency. In both standards, smaller performance increases are 739 experienced as workloads grow further due to the diminishing 740 control overhead. 741

**Key Takeaway 6**: The lower bound of CnM speed-up 742 depends on workload size. The upper bound depends on the 743 parallelism set by the DRAM standard. 744

To compare the CnM execution of the considered benchmarks using different DRAM standards, Fig. 15 displays 746 performance, energy consumption, and energy efficiency 747 (FLOPS/W) values normalized with respect to the HBM2 measurements. Speed-up values show that GDDR5 outperforms 749 HBM2 in all the kernels due to its higher clock frequency. In 750 turn, DDR4 and LPDDR4 do not match HBM2 speed due to 751 their low parallelism. 752

As for energy consumption, HBM2 and GDDR5 exhibit 753 results proportionate to the achieved performance and the 754 employed clock. However, DDR4 and LPDDR4 display sim- 755 ilar or higher energy numbers than HBM2 despite their 756 low area. Percomponent energy results in Fig. 16 show- 757 case the overhead of the CU and CRF in DDR4 due 758 to the higher iteration count to offset the low paral- 759 lelism, particularly in vector addition where the data reuse 760 is low. In LPDDR4, the high run-time intensifies the 761 impact of static power consumption at the AU, specially in 762 2-D kernels. 763

TABLE IV COMPARISON OF STATE-OF-THE-ART BANK-LEVEL CNM DESIGNS AND PERFORMANCE WHEN EXECUTING MATRIX-VECTOR MULTIPLICATION KERNELS

Design		DRAM	Data	PU	PU instruction	PU data	Data	PUs per	SIMD lanes	PU Peak	MVM 1 PU	MVM 1 channel
		type	rate	clock	memory	memory	type	channel	per PU	Throughput	performance	performance
UP	MEM [12], [13]	DDR4	2.4 Gbps	350 MHz	24 kB	64 kB	INT32	641	1	11.2 Gbps	10.5 MOPS	381 MOPS <sup>1</sup>
H	ynix-AiM [14]	GDDR6	2 Gbps	1 GHz	_	2 kB <sup>2</sup>	BF16	16	16	256 Gbps	1.42 GFLOPS	22.8 GFLOPS
Mc	DRAMv2 [15]	LPDDR4	3.2 Gbps	1 GHz	_	8.2 kB	INT8	4	128	64 Gbps	74.7 GOPS <sup>3</sup>	598 GOPS <sup>3</sup>
FIMDRAM [16]		HBM2	2.4 Gbps	300 MHz	128 B	544 B	FP16	8	16	76.8 Gbps	846 MFLOPS	10.8 GFLOPS
This work	C = 32, R = 4	HBM2	2.4 Gbps	300 MHz	128 B	272 B	FP16	8	16	76.8 Gbps	677 MFLOPS	_
	C = 64, R = 8	HBM2	2.4 Gbps	300 MHz	256 B	544 B	FP16	8	16	76.8 Gbps	846 MFLOPS	—
	C = 32, R = 16	HBM2	2.4 Gbps	300 MHz	128 B	1.09 kB	FP16	8	16	76.8 Gbps	970 MFLOPS	—
	C = 64, R = 16	HBM2	2.4 Gbps	300 MHz	256 B	1.09 kB	FP16	8	16	76.8 Gbps	970 MFLOPS	—
	DDR4 version	DDR4	3.2 Gbps	400 MHz	128 B	544 B	FP16	8	4	25.6 Gbps		3.07 GFLOPS
	GDDR5 version	GDDR5	4 Gbps	1 GHz	128 B	544 B	FP16	8	16	256 Gbps		17.5 GFLOPS
	LPDDR4 version	LPDDR4	3.2 Gbps	200 MHz	128 B	544 B	FP16	4	16	51.2 Gbps	_	2.79 GFLOPS
$^{1}$ Considering one single rank $^{2}$ Clobal buffer shared by the DRAM						DPAM dia			<sup>3</sup> Derived from reported DNN inference performance			



Fig. 15. Performance results when executing the studied kernels, sized as described in Table III.



Energy consumption per component when executing different Fig. 16. kernels, normalized by the FIMDRAM baseline [16].

The third graph in Fig. 15 shows how HBM2 achieves good 764 765 energy efficiency across workloads. LPDDR4 and DDR4 also 766 obtain good results in 1-D and 2-D kernels, respectively, where the low energy overhead is observed. In contrast, CnM in 767 the GDDR5 channel necessitates high power to maintain the 768 obtained speed-up, hampering energy efficiency. 769

#### C. DRAM Standard Tradeoffs

The combined area, performance and energy results allow 771 to optimize different design metrics through the choice of 772 DRAM standard in CnM architectures, as qualitatively illus- 773 trated in the supplementary material. If performance is the 774 focus, GDDR5 offers the lowest run-time when executing 775 different kernels, though it increases area overhead and energy 776 consumption. Instead, HBM2 trades some performance to 777 reduce the power and area overheads. It also allows to increase 778 parallelism with the same device footprint thanks to 3-D 779 stacking, thus improving performance with respect to GDDR5 780 while maintaining a better energy efficiency. Finally, DDR4 781 and LPDDR4 offer lower area overhead alternatives, but with 782 low performance and energy efficiency dependent on the 783 executed kernel. In order to exploit the low frequency clocks in 784 these standards to obtain low power designs, more area should 785 be employed to increase parallelism. 786

### VII. COMPARISON WITH RECENT CNM DESIGNS

In Table IV, we compare state-of-the-art bank-level CnM 788 architectures that execute the matrix-vector multiplication 789 kernels as reported in [12], [13], [14], and [15]. To show how 790 different configurations can be derived with our framework, 791 we include the four designs highlighted in the PU exploration 792 in Section V: low power (C = 32 and R = 4), optimized for 793 vector (C = 64 and R = 8) and matrix operations (C = 32 794 and R = 16), and good overall performance (C = 64 and 795 R = 16). We also cover the designs studied in the DRAM 796 exploration in Section VI. 797

CnM PUs use the internal clock specified by the standard 798 employed. In the case of McDRAMv2, a clock divider 799 increases the operation frequency of the MAC units in the 800 systolic array, while the remainder of the PU elements use 801 the 250 MHz clock. The size of the instruction memo- 802 ries determines the execution flexibility of the PU. At one 803 end of the spectrum are the large instruction memories of 804 UPMEM [13], which supports a complex ISA. On the other 805 hand, Hynix-AiM [14] and McDRAMv2 [15], oriented to deep 806

770

<sup>807</sup> learning, avoid the use of instruction memories by allowing <sup>808</sup> control of PU execution via customized DRAM commands. <sup>809</sup> FIMDRAM [16] and our designs are in the middle, able 810 to target the execution of small kernel loops in the ML and data processing domains. Similarly, the size of data 811 <sup>812</sup> memory conditions the degree of data reuse possible during execution. Again, UPMEM shows its aim at flexibility in U 813 814 the large data memories it implements, while the remainder designs have smaller ones for the data reuse needed in 815 Of 816 the execution of small kernels. The PU throughput numbers 817 demonstrate again a dependency on the targeted flexibility. 818 UPMEM does not exploit parallelism within the PU, as it 819 would add high complexity overhead to the already intricate <sup>820</sup> pipeline. Instead, the rest of the designs leverage both channel <sup>821</sup> and PU parallelism to achieve high performance.

Finally, the performance values display the result of the different architectural choices. McDRAMv2 exhibits the highest performance thanks to the compact data type used and its efficient application-specific architecture. Conversely, UPMEM presents the lowest performance as a result of its flexible PU design without data parallelism. Hynix-AiM, FIMDRAM, and our designs show mid-way performance values; however, Hynix-AiM lacks the adaptability to workloads outside the deep learning domain.

### VIII. CONCLUSION

Bank-level CnM architectures mitigate the communication 832 833 bottleneck between computing elements and memory. When PUs are interfaced to the DRAM banks, they enable highly 834 835 parallel and energy-efficient computation while reducing system-wide data transmissions. Nonetheless, their implementa-836 <sup>837</sup> tion entails the tuning of parameters in a multidimensional space. To assess the design tradeoffs of this novel computing paradigm, 838 839 in this article, we have presented an architectural template <sup>840</sup> and a methodology enabling the exploration of the bank-level 841 CnM design space. Employing this template, we study the <sup>842</sup> impact of design decisions on computing resources and DRAM 843 standards. We analyse the balance between control and data <sup>844</sup> resources of PUs, providing the Pareto-optimal configurations <sup>845</sup> for the execution of common ML and data processing kernels. 846 Notably, we show that these design dimensions are key to 847 steering the performance, energy, and area tradeoffs. In fact, 848 resource utilization is maximized when the local PU memories 849 can store between twice and four times as many instructions as variables. We also show how high-bandwidth DRAM standards, 850 such as HBM2 and GDDR5 present a better performance at the bank-level CnM than DDR4 and LPDDR4, while the latter 852 853 two offer a lower area overhead.

854

831

### REFERENCES

- R. Wang et al., "Processing full-scale square Kilometre array data on the summit supercomputer," in *Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal.*, 2020, pp. 1–12.
- [2] W. A. Wulf and S. A. McKee, "Hitting the memory wall: Implications of the obvious," *ACM SIGARCH Comput. Archit. News*, vol. 23, no. 1, pp. 20–24, 1995.
- [3] N. P. Jouppi et al., "In-datacenter performance analysis of a tensor processing unit," in *Proc. ACM/IEEE 44th ISCA*, 2017, pp. 1–12.

- [4] H. Liu et al., "Accelerating Personalized recommendation with crosslevel near-memory processing," in *Proc. 50th Annu. ISCA*, 2023, 864 pp. 1–13.
- [5] A. Sinha et al., "DSIM: Distributed sequence matching on near-DRAM accelerator for genome assembly," *IEEE J. Emerg. Sel. Topics Circuits* 867 *Syst.*, vol. 12, no. 2, pp. 486–499, Jun. 2022.
- [6] J. Choi, H.-J. Lee, and C. E. Rhee, "ADC-PIM: Accelerating convolution 869 on the GPU via in-memory approximate data comparison," *IEEE 870 J. Emerg. Sel. Topics Circuits Syst.*, vol. 12, no. 2, pp. 458–471, 871 Jun. 2022.
- [7] P. Das, S. Sharma, and H. K. Kapoor, "ALAMNI: Adaptive 873 LookAside memory based near-memory inference engine for eliminating 874 multiplications in real-time," *IEEE Trans. Comput.*, vol. 72, no. 3, 875 pp. 693–706, Mar. 2023. 876
- S. Bavikadi, P. R. Sutradhar, K. N. Khasawneh, A. Ganguly, and 877
   S. M. P. Dinakarrao, "A review of in-memory computing architectures 678
   for machine learning applications," in *Proc. ACM GLSVLSI*, 2020, 879
   pp. 89–94. 880
- [9] G. Singh et al., "A review of near-memory computing architectures: 881 Opportunities and challenges," in *Proc. 21st Euromicro Conf. Digit. Syst.* 882 *Design (DSD)*, 2018, pp. 608–617.
- [10] C. Sudarshan, M. H. Sadi, L. Steiner, C. Weis, and N. Wehn, "A 884 critical assessment of DRAM-PIM architectures—trends, challenges and 885 solutions," in *Proc. 22nd Int. Conf. Embedd. Comput. Syst. Archit.*, 886 *Model., Simul.*, 2022, pp. 362–379.
- [11] D. Kim et al., "An overview of processing-in-memory circuits for 888 artificial intelligence and machine learning," *IEEE J. Emerg. Sel. Topics* 889 *Circuits Syst.*, vol. 12, no. 2, pp. 338–353, Jun. 2022.
- F. Devaux, "The true processing in memory accelerator," in *Proc. IEEE* 891 *HCS*, 2019, pp. 1–24.
- [13] J. Gómez-Luna, I. E. Hajj, I. Fernandez, C. Giannoula, G. F. Oliveira, 893 and O. Mutlu, "Benchmarking a new paradigm: Experimental analysis 894 and Characterization of a real processing-in-memory system," *IEEE* 895 *Access*, vol. 10, pp. 52565–52608, 2022. 896
- [14] Y. Kwon et al., "System architecture and software stack for GDDR6-AiM," in *Proc. IEEE HCS*, 2022, pp. 1–25.
- [15] S. Cho, H. Choi, E. Park, H. Shin, and S. Yoo, "McDRAM v2: Indynamic random access memory systolic array accelerator to address the large model problem in deep neural networks on the edge," *IEEE* 901 *Access*, vol. 8, pp. 135223–135243, 2020. 902
- [16] S. Lee et al., "Hardware architecture and software stack for PIM based 903 on commercial DRAM technology," in *Proc. ACM/IEEE 48th ISCA*, 904 2021, pp. 43–56.
- [17] J. H. Kim et al., "Samsung PIM/PNM for transformer based AI: 906 Energy efficiency on PIM/PNM cluster," in *Proc. IEEE HCS*, 2023, 907 pp. 1–31. 908
- [18] I. Fernandez et al., "NATSA: A near-data processing accelerator for time 909 series analysis," in *Proc. IEEE 38th ICCD*, 2020, pp. 120–129. 910
- [19] L. Ke et al., "Near-memory processing in action: Accelerating 911 Personalized recommendation with AxDIMM," *IEEE Micro*, vol. 42, 912 no. 1, pp. 116–127, Jan./Feb. 2022. 913
- [20] C. Sudarshan et al., "A novel DRAM-based process-in-memory architecture and its implementation for CNNs," in *Proc. 26th ASP-DAC*, 2021, 915 pp. 35–42.
- [21] S. Li et al., "SCOPE: A stochastic computing engine for DRAM- 917 based in-situ accelerator," in *Proc. 51st Annu. IEEE/ACM Int. Symp.* 918 *Microarchitecture (MICRO)*, 2018, pp. 696–709. 919
- [22] X. Xie, P. Gu, J. Huang, Y. Ding, and Y. Xie, "MPU-Sim: A simulator for 920 in-DRAM near-bank processing architectures," *IEEE Comput. Archit.* 921 *Lett.*, vol. 21, no. 1, pp. 1–4, Jan.–Jun. 2022.
- [23] X. Peng, S. Huang, Y. Luo, X. Sun, and S. Yu, "DNN+NeuroSim: An 923 end-to-end Benchmarking framework for compute-in-memory accelerators with versatile device technologies," in *Proc. IEEE IEDM*, 2019, 925 pp. 32.5.1–32.5.4.
- [24] M. Zahedi et al., "MNEMOSENE: Tile architecture and simulator 927 for memristor-based computation-in-memory," ACM J. Emerg. Technol. 928 Comput. Syst., vol. 18, no. 3, pp. 1–24, 2022. 929
- Y. Kim, W. Yang, and O. Mutlu, "Ramulator: A fast and extensible 930 DRAM simulator," *IEEE Comput. Archit. Lett.*, vol. 15, no. 1, pp. 45–49, 931 Jan.–Jun. 2016.
- [26] High Bandwidth Memory (HBM) DRAM, JEDEC Standard JESD235D, 933 2021.

- [27] DDR4 SDRAM Standard, JEDEC Standard JESD79-4D, 2021.
- [28] Graphics Double Data Rate (GDDR5) SGRAM Standard, JEDEC 936 Standard JESD212C.01, 2023.
   937
- [29] Low Power Double Data Rate 4 (LPDDR4), JEDEC Standard JESD209-4D, 2021.