Meta-Scanner: Detecting Fault Attacks via Scanning FPGA Designs Metadata

Hassan Nassar[®], Jonas Krautter, Lars Bauer[®], Dennis Gnad, Mehdi Tahoori[®], *Fellow, IEEE*, and Jörg Henkel[®], *Fellow, IEEE*

Abstract—With the rise of the big data, processing in the 2 cloud has become more significant. One method of accelerating 3 applications in the cloud is to use field programmable gate 4 arrays (FPGAs) to provide the needed acceleration for the 5 user-specific applications. Multitenant FPGAs are a solution to 6 increase efficiency. In this case, multiple cloud users upload their 7 accelerator designs to the same FPGA fabric to use them in 8 the cloud. However, multitenant FPGAs are vulnerable to low-9 level denial-of-service attacks that induce excessive voltage drops 10 using the legitimate configurations. Through such attacks, the 11 availability of the cloud resources to the nonmalicious tenants 12 can be hugely impacted, leading to downtime and thus financial 13 losses to the cloud service provider. In this article, we propose a 14 tool for the offline classification to identify which FPGA designs 15 can be malicious during operation by analysing the metadata of 16 the bitstream generation step. We generate and test 475 FPGA 17 designs that include 38% malicious designs. We identify and 18 extract five relevant features out of the metadata provided from ¹⁹ the bitstream generation step. Using ten-fold cross-validation to 20 train a random forest classifier, we achieve an average accuracy of 21 97.9%. This significantly surpasses the conservative comparison ²² with the state-of-the-art approaches, which stands at 84.0%, as 23 our approach detects stealthy attacks undetectable by the existing 24 methods.

Index Terms—Hardware security, machine learning, reconfigurable logic.

I. INTRODUCTION

27

FIELD programmable gate arrays (FPGAs) are now heavily utilized as versatile accelerators in the cloud computing domain [1], [2], [3], [4], where the users can realize almost arbitrary circuits on these programmable logic chips. The everincreasing amount of programmable resources per FPGA chip enables the fine-grained virtualization to optimize efficiency and utilization [5]. Virtualization and multitenancy (multiple

Hassan Nassar, Dennis Gnad, Mehdi Tahoori, and Jörg Henkel are with the Institute for Computer Engineering, Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany (e-mail: hassan.nassar@kit.edu; mehdi.tahoori@kit.edu; henkel@kit.edu).

Jonas Krautter resides in Wiesbaden, Hessen, Germany.

Lars Bauer resides in Karlsruhe, Baden WÄijrttemberg, Germany. Digital Object Identifier 10.1109/TCAD.2024.3443769 users, i.e., tenants share the resources of the same FPGA) 35 is heavily discussed in [6], [7], and [8]. However, researchers 36 demonstrated unsolved security issues of FPGA multitenancy 37 in the form of remote fault attacks [9], [10], [11], [12]. The 38 attacks have been escalated to the actual cloud devices in the 39 Amazon AWS instances [13], enabling large-scale denial-of-40 service attacks that can result in financial loss for the cloud 41 service provider (CSP). The attacker causes strong fluctuations 42 in the FPGA's power distribution network (PDN), resulting in 43 its sudden shutdown. The attacker achieves this by implement-44 ing several thousands of oscillators on the FPGA [12]. 45

To address these security issues, offline and online coun-46 termeasures have been proposed [10], [14], [15], [16], [17], 47 and basic design rule checks are already employed by the 48 industry [13]. Existing offline countermeasures based on the 49 bitstream checking [14], [15], [16] fail to identify the most 50 recent malicious designs. For instance, seemingly benign 51 circuit designs, based on the minor modifications to the AES 52 encryption modules, have been demonstrated as capable of 53 inducing timing faults or causing a denial-of-service [18]. 54 These seemingly benign circuits achieve strong PDN fluctua-55 tion through the specific input patterns instead of using simple 56 oscillators. Moreover, it is also possible to build an attack by 57 using multiple malicious tenants in a coordinated way, even 58 though none alone would lead to a successful attack [19]. 59 Thus, attacks are getting more stealthy and are harder to detect.

Two online methods to disable malicious tenant designs 61 during the operation have been proposed [10], [17], but both 62 have restrictions on the type of malicious designs they can 63 prevent and how fast they can do that. Thus, to effec-64 tively stop an attack, a hypervisor must know upfront which 65 the tenant could be potentially malicious, as its adversary 66 effects can already become effective a few microseconds 67 after it was deployed. If not, targeting the malicious ten-68 ant would take several milliseconds and the attack will be 69 successful [10]. 70

In this work we propose a machine-learning-based clas-71 sification that can be used offline on the tenant designs 72 before loading them to an FPGA. We show the basic flow 73 of our approach in Fig. 1. In the cloud, a tenant design 74 is compiled into a bitstream with accompanying metadata, such as estimated power consumption. Our classification scans 76 the metadata as input and categorizes the tenant's designs 77 into three categories. These categories correspond to its risk 78 level of becoming a potential threat to the integrity of other tenants or the entire system. Based on the scanner, hypervisors 80 can choose a suitable mapping of tenant designs to different 81

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

See https://www.ieee.org/publications/rights/index.html for more information.

Manuscript received 12 August 2024; accepted 12 August 2024. This work was supported in part by the "Helmholtz Pilot Program for Core Informatics (kikit)" at Karlsruhe Institute of Technology, and in part by the German Federal Ministry of Education and Research (BMBF) through the Software Campus Project "HE-Trust" under Grant 01IS23066. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding authors: Hassan Nassar; Mehdi Tahoori; Jörg Henkel.*)



Fig. 1. Basic principle of our proposed meta-scanner and loading flow.

⁸² FPGAs that can maximize security through the additional ⁸³ online countermeasures as in [10] and [17].

Tenant designs of the high-risk category (red) are banned from being loaded to any FPGA region. Designs of the lowrisk category (green) can be arbitrarily placed together with the other low-risk tenant designs on the same FPGA. The hypervisor would deploy at most a single mid risk (yellow) tenant design on the same FPGA. In this case, existing runtime countermeasures [10], [17] in case of detected malicious activity will be able to disable the yellow tenant design. If we deploy more than one yellow tenant design to the same FPGA, the online tools cannot stop both of them fast enough, in case of an attack.

- 95 Altogether, *our novel contributions* are as follows.
- We propose an offline FPGA design classification in
 which we identify and extract five relevant features from
 a tenant design, using the metadata from the bitstream
 generation step to categorize its risk level.
- 2) Our proposed classifier covers more types of malicious designs than any state-of-the-art solution. It reaches an average cross-validated accuracy of 97.9%, whereas the state-of-the-art checkers only achieve accuracies up to 84.0% in a conservative comparison.

We generate a comprehensive set of 475 tenant designs
 based on the malicious and benign logic.¹ We label them
 using the three risk classes red, yellow, and green.

The organization of the remainder of this article is as follows. We describe the necessary background and statetio of-the-art approaches in Section II. Our main contributions, the offline design classification and the required metadata scanning are explained in Section III. Section IV presents the generation of the bitstreams. We present our results and the analysis in Section V. In Section VI, we discuss the limitations and advantages of our work. Section VII provides conclusion.

116 II. BACKGROUND AND RELATED WORK

A major aspect of this work is to focus on the remaining blind spots of the existing countermeasures against the fault attacks in the cloud FPGAs. To get sufficient background, we first explain the current assumptions on the multitenant FPGAs. Then, we detail the existing attacks and their consequences to CSPs. Moreover, we elaborate on which attacks can be performed in the cloud and which further countermeasures are available.

A. Multitenant FPGAs for Cloud Applications

Multitenant FPGAs are a heavily discussed topic. It has ¹²⁶ interest from both academia [8] as well as industry, e.g., ¹²⁷ IBM [20]. The idea stems from the fact that the FPGA ¹²⁸ resources increase and one user, i.e., tenant, might not need ¹²⁹ to use all the resources on the FPGA. Hence, to increase ¹³⁰ efficiency, the FPGA can be shared by different tenants. To ¹³¹ manage the tenant designs, a static part of the FPGA is used ¹³² by the CSP to manage the communication and interfaces of the ¹³³ different tenants. The tenant designs reside in a dynamic part, ¹³⁴ with several accelerator slots that can be used by tenants [5]. ¹³⁵

The tenant design focuses mainly on the application accelerated by the user [5], [8], [20], [21]. Any memory controllers or PCIe subsystems would not reside in the tenant region. Such components would rather belong to the static design controlled by the CSP to avoid conflicts between the tenants when using the shared resources, such as off-chip RAM. AWS already does this in its commercial single-tenant systems [22].

B. Cloud FPGA Attacks

The interest in multitenant FPGAs sparked security concerns [6], [7], [23]. As in the cloud FPGAs, physical attacks ¹⁴⁵ that do not require physical access to the chip become ¹⁴⁶ increasingly concerning [12], [24]. In the literature, passive ¹⁴⁷ side-channel [24] and active fault attacks [9], [12], [25], [26] ¹⁴⁸ are mentioned for the cloud FPGAs. This work solely focuses ¹⁴⁹ on the latter. ¹⁵⁰

In such fault attacks, high power-consuming designs cause ¹⁵¹ instability in the PDN. When the attacker uses a large ¹⁵² enough design, the whole FPGA or its power supply can ¹⁵³ crash. This requires manual power cycling to recover the ¹⁵⁴ system [12], [25], leading to a major loss of availability. ¹⁵⁵ Recently, it was shown that denial-of-service attacks work ¹⁵⁶ in commercial FPGA clouds, with only minimal modifications [13]. The authors also show that significant financial ¹⁵⁸ loss can be expected for the CSPs, when denial-of-service ¹⁵⁹ attacks are performed, leading to longer downtimes of the ¹⁶⁰ FPGA infrastructure. ¹⁶¹

The initial versions [9], [12] of FPGA fault attacks used ¹⁶² ring oscillators or other combinational loops for high power ¹⁶³ consumption. However, these clearly malicious circuits can ¹⁶⁴ also be replaced by more stealthy variants, with the first step ¹⁶⁵ being synchronous flip-flops [25]. Later, it was shown that ¹⁶⁶ the intermittent short-circuits could be caused by certain block ¹⁶⁷ RAM access patterns, causing sufficient voltage drop, and even ¹⁶⁸ bitflips in configuration memory [27]. Another alternative is ¹⁶⁹ "glitch amplification," which uses a fast-clocked flip-flop with ¹⁷⁰ a large output network designed to have many glitches and thus ¹⁷¹ high power consumption [28]. A wider overview of similar ¹⁷² circuits optimized for high power consumption is presented ¹⁷³ in [15].

All of these mentioned circuits use uncommon circuit structures. However, it has also been shown that combining multiple benign synchronous IP modules, e.g., AES, can be used for attacks [18], [29]. Moreover, the attack can be distributed to multiple malicious tenants launching a coordinated attack [19]. 179

125

180 C. Offline Countermeasures Against Fault Attacks on 181 Cloud FPGAs

From the malicious designs in Section II-B, only some 182 183 combinational loops are detected by the FPGA CSPs through ¹⁸⁴ the typical design-rule checks (DRCs) that are not necessarily 185 meant for security. In the literature, more sophisticated checks 186 have thus been proposed in [14], [15], and [16]. Reverse-187 engineering is used by [14] and [15] to perform the security 188 checks. They look into detecting patterns to find the malicious 189 elements. Krautter et al. [14] presented a heuristic to check 190 for high-fanout-nets that are often used in attacker designs to toggle large amounts of logic synchronously. Regarding the 191 ¹⁹² method presented La et al. [15] used the reverse-engineered 193 bitstream to recreate the netlist. From the netlist, they can ¹⁹⁴ find any self-oscillating structures that might escape the DRC ¹⁹⁵ done by the CSPs. Moreover, Elnaggar et al. [11] offered a ¹⁹⁶ similar approach to ours using ML on the bitstreams. They 197 are limited to work on the full bitstreams, lacking support 198 for the partial bitstreams, and they focus on detecting the self-oscillating structures. They improve over previous works 199 200 by detecting the hidden malicious designs within the benign designs. Similar to [11] and [16] provides the initial results on 201 202 training a convolutional neural network (CNN) to detect the 203 self-oscillating structures.

However, all these offline countermeasures cannot detect recent malicious designs. As even standard IP-core modules, such as AES and shift registers can be used to provoke crashes [18], [29] because they seem benign. Very recently, Chaudhuri and Chakrabarty [30] and Alrahis et al. [31] showed the initial results for detecting the cryptographicalcircuits-based malicious designs. However, they cannot detect many sequential malicious designs, such as shift registers [18] or RAM-based malicious designs [27] which escape detection by all the state-of-the-art solutions. We compare our approach with all the tools from the state-of-the-art in Section V.

²¹⁵ D. Online Countermeasures Against Fault Attacks on ²¹⁶ Cloud FPGAs

Another mitigation approach is to detect the attacks online, ²¹⁸ and try to prevent them, i.e., ways for *detection* and for ²¹⁹ *prevention*. For the detection of attacks, a delay line can be ²²⁰ used to detect the voltage drops [12]. By distributing multiple ²²¹ of them, the exact location of the attacker can be found in ²²² about 9.9–21.0 μ s [17], but some attacks succeed faster than ²²³ that [10].

Preventing attacks can be more challenging, as the FPGAs are not designed to disable an entire region rapidly. When the attack relies on an external clock, a clock disable will be sufficrient to stop the attack quickly enough [12], [13], [17], but it cannot prevent the attacks with a self-generated clock [10]. To prevent such attacks, *LoopBreaker* can stop attacks at runtime by quickly reconfiguring all the interconnects of the malicious tenant to high impedance in about 1.5 μ s [10]. However, due to limitations in the reconfiguration time, LoopBreaker needs to know in advance which tenant shall be stopped before the attack even starts. LoopBreaker can quickly stop an ongoing attack if and only if that information is available upfront.

III. META-SCANNER: IDENTIFYING MALICIOUS 236 FPGA DESIGNS 237

Our main goal is to develop an offline scanner that allows 238 the CSP to analyse the tenant designs before uploading them 239 to an FPGA. This should be done without a time consuming 240 and extensive netlist analysis, and at the same time, it should 241 be sufficient to complement and assist the existing runtime 242 countermeasures [10], [17]. We classify tenant designs into 243 three categories: 1) high risk (red), 2) mid risk (yellow), and 244 3) low risk (green), which removes the burden from the exist- 245 ing runtime countermeasures to identify the malicious tenant 246 before starting the countermeasure. Our chosen random forest 247 classifier consists of several decision trees. Each decision tree 248 is actually very similar to a simple rule-based inference. The 249 main difference is in finding appropriate thresholds for the 250 rules. The ML part can be seen as an automated way to 251 determine the individual decisions and finding the thresholds 252 during training. This ML training step helps to ensure that 253 the rules are not mistakenly overfitted to the known attacks 254 used for training, but that they remain generic enough to also 255 cover the other attacks. Additionally, it helps to adjusting to 256 novel attack types as soon as they occur, as retraining is an 257 automatic operation. 258

A. Threat Model and Assumptions

The threat model We target is a cloud scenario with 260 multitenant FPGAs, i.e., multiple tenants share an FPGA 261 in a cloud system with potentially multiple FPGAs. The 262 attacker might rely on intra-FPGA coordination, i.e., using 263 multiple regions on a single FPGA together to crash the 264 FPGA (see Section II-B). Our focus is mainly on detecting 265 malicious tenant designs. By correctly classifying the risk level 266 of each tenant design, we provide CSPs with the ability to 267 decide whether or not to upload it. We assume that CSPs 268 perform security checks or attestation of the FPGA design 269 through a hypervisor as explained by previous works [32]. 270 Moreover, CSPs can combine our risk classification with other 271 data they might have. Usually, CSPs can have access to more 272 information about their users, e.g., their history of previous 273 tenancy on FPGAs. Hence, they may have some trust metric 274 for the users, which is beyond the scope of our work. 275

The steps to use our solution are shown in Fig. 1. Normally, ²⁷⁶ a tenant would upload a design as an HDL code or as a netlist ²⁷⁷ to the CSP. The CSP then generates the bitstream and extracts ²⁷⁸ the features (see Section III-C) used by our scanner from the ²⁷⁹ metadata. Then, based on our scanner, the CSP can correctly ²⁸⁰ evaluate the risk category of the bitstream. ²⁸¹

The hypervisor should never upload the red tenants (see ²⁸² Fig. 1), as they will very likely exhibit malicious behavior, ²⁸³ whereas the green tenants can always be uploaded, as they ²⁸⁴ are incapable of displaying the malicious behavior. Yellow ²⁸⁵ tenants can be uploaded to an FPGA, but special care must be ²⁸⁶ taken as explained in Section I. When ensuring that at most ²⁸⁷ one yellow tenant is executing on an FPGA, then the online ²⁸⁸ countermeasures like [10] and [17] can aim at the potentially ²⁸⁹ malicious tenant, which allows them to shut it down as soon ²⁹⁰ as it measures any malicious activity. Instead, if two or more ²⁹¹ yellow tenants were on the same FPGA, it would no longer be ²⁹²

²⁹³ known which of them started the malicious activity. Thus, the ²⁹⁴ online countermeasures would no longer be able to localize ²⁹⁵ and stop the activity fast enough before a crash occurs.

296 B. Tenant Design Analysis

To classify the tenants accordingly, we start by thoroughly 297 ²⁹⁸ analysing both the malicious- and benign designs (generation ²⁹⁹ of the dataset of the tenant designs is described in Section IV), 300 to get an idea of which features would be helpful to detect the 301 malicious designs. As typical malicious designs aim at trigger-³⁰² ing a voltage drop to cause denial-of-service (see Section II-B), ³⁰³ the most straightforward idea is to use the estimated power 304 consumption of a tenant. However, our analysis shows that this 305 power estimation is very inaccurate for the earlier published 306 malicious designs [28] that used highly regular structures 307 (e.g., mux-based, latch-based, or glitch amplification-based; ³⁰⁸ see Section II-B). The power estimation alone will not be ³⁰⁹ enough to classify the malicious designs properly. However, is noticeable that the earlier published malicious designs 310 it 311 have a highly regular structure and repetitive elements in their 312 design, as they are composed of many relatively small building 313 blocks. We show in Section III-C how to extract and exploit this property of the bitstream metadata for our classification. 314 Repetitive elements in the bitstream are not always an 315 316 indicator of malicious tenants, because simple benign tenant 317 designs, which have a low power consumption and are mostly ³¹⁸ empty. Therefore, they will show a high degree of repetition 319 in their bitstreams as the unused resources will have similar 320 configuration data setting them to blank. Hence, these benign tenants can unintentionally appear like malicious tenants to the 321 322 bitstream classifier. The observable repetition is because most 323 resources in their tenant region are unused. For example, AES ³²⁴ uses only very few DSP blocks. We will have to distinguish the 325 repetition due to repeated attack blocks from the repetition due ₃₂₆ to the repeated unused blocks in the bitstream classification. Complex benign designs like a Bitcoin miner or a cluster of 327 328 different big designs have a high estimated power consumption and a high utilization with a low degree of repetition. It should 329 330 be easy to distinguish them from the malicious designs with ³³¹ highly regular structures. However, malicious designs that are ³³² based on the benign modules (e.g., the AES-based attacks [18] ³³³ explained in Section II), also show a high estimated power and ³³⁴ a low degree of repetition, which makes them appear similar

336 C. Metadata Extraction

³³⁵ to complex the benign designs.

Our idea is to identify the area utilization of a tenant and its internal regularity by extracting corresponding properties directly from its bitstream. Fig. 2 shows the structure of Xilinx bitstreams. It has headers and trailers for synchronizing the bitstream upload and the payload. Internally, the main payload bitstream consists of so-called *frames*, i.e., the smallest reconfigurable unit in an FPGA (in the low kiB range per kif frame depending on the FPGA family). For every reconfigurable region, the synthesis tools for partially reconfigurable designs create a so-called *blank* bitstream [shown in Fig. 2(a)] that reconfigures the region into an empty state.



Fig. 2. Bitstream Structure for (a) blank bitstream and (b) design bitstream.

 TABLE I

 ANNOTATION OF THE MATHEMATICAL EXPLANATION FOR THE FEATURES

Variable	Explanation			
$Bitstream_{Len}$	Number of frames per bitstream			
N _{UFrames}	Number of unique frames			
N _{BFrames}	Number of blank (empty) frames			
NonBFrames	Non Blank Frames			

A normal design bitstream for the same region can be seen ³⁴⁸ in Fig. 2(b). It has the same structure as the blank bitstream. ³⁴⁹ For unused regions, the frame data is identical to the frame ³⁵⁰ data of the blank bitstream. Hence, any frame with data ³⁵¹ identical to the corresponding frame in the blank bitstream can be seen as empty. ³⁵³

Based on the bitstream structure, we extract five features as 354 follows. Note that, for the equations, we use the annotation 355 from Table I. 356

Repetition: The number of nonunique frames. If there ³⁵⁷ are for instance 100 frames with the identical data, that ³⁵⁸ adds 100 to the repetition. Nothing is added to the ³⁵⁹ repetition for an unique frame (i.e., no other frame has ³⁶⁰ the same data). A higher repetition indicates a higher risk ³⁶¹ of self-oscillating structures, as they normally consist of ³⁶² many repeated frames

Repetition = Bitstream_{Len} - $(N_{\text{UFrames}} + N_{\text{BFrames}})$. ³⁶⁴

 Utilization: The number of frames different from the 365 frame data at the same position in the blank bitstream. 366 This helps to identify the complex designs that use a 367 large degree of their resources 368

Utilization = Bitstream_{Len}
$$- N_{\text{BFrames}}$$
. 369

3) Average Frame Frequency (AvgFrameFreq): We create ³⁷⁰ a histogram of all the nonblank frames in the bitstream, ³⁷¹ i.e., of those frames that are different than the corre- ³⁷² sponding frame in the blank bitstream. The frequency of ³⁷³ the histogram's bins denotes how many frames belong ³⁷⁴ to that bin, i.e., how many frames have the same data. ³⁷⁵ For the AvgFrameFreq, we calculate the average over ³⁷⁶ the frequencies and divide it by the largest frequency. If ³⁷⁷ the AvgFrameFreq is near one, it indicates a low degree ³⁷⁸ of repetition, while if it is close to zero, it indicates a ³⁷⁹ higher degree of repetition

$$AvgFrameFreq = \frac{mean(hist(NonB_{Frames}))}{max(hist(NonB_{Frames}))}.$$

Frame 4) Standard Deviation of the Frequency 382 (StdFrameFrea): The metric calculates the standard 383 deviation of the frame frequencies and then divides it 384 by the largest frame frequency. This helps identify how 385 much repetition exists. A low deviation means that there 386 is a high degree of repetition and a high deviation means 387 that there is a low degree of repetition 388

5) Estimated Power: This feature estimates the design's 390 power consumption. It is the only feature not directly 391 calculated from the bitstream but is reported by the 392 synthesis tools after the design is placed and routed. 393 Note that, for the Amazon cloud, the CSP has access 394 to this information, as the place and route of a tenant 395 design is performed under the control of Amazon (see 396 also Section VI) 397

³⁹⁸ EstimatedPower = VivadoPowerEstimation.

Using these five features covers all the important aspects 399 400 of high utilization, high power, regular structures, and regular structures hidden with some irregularities, which we need for 401 402 classifying the designs. Overall, they were effective enough to ⁴⁰³ keep our accuracy, recall, and precision around 97%. Initially, 404 we experimented with ten features from the metadata, but 405 through experimentation, we found that the five we use are 406 enough. The five features excluded are the most repeated 407 frame, the number of occurrences of the most repeated 408 frame, the average value of all the bitstream words, and the 409 standard deviation of all the bitstream words. The final five 410 features we use have some overlaps but cover different aspects. 411 StdFrameFreq and repetition are somehow correlated. In case 412 of a nonhidden attack, repetition is very powerful to detect the 413 attack while StdFrameFreq cannot be of the same strength. 414 However, for the cases where a malicious design is hidden 415 within a benign design, repetition cannot really be used on its 416 own, the StdFrameFreq is then more accurate. Therefore, both 417 the features are needed. We evaluate the features' relevance to ⁴¹⁸ our classification problem in Section V-B using the scikit-learn 419 library [33].

420 D. Proposed Classification

⁴²¹ We demonstrate the feasibility of a machine learning ⁴²² approach on the features enlisted in Section III-C by first ⁴²³ manually labeling a set of 475 different tenant designs that ⁴²⁴ were tested on a ZCU102 FPGA board (more information in ⁴²⁵ Section IV) according to our three risk classes and evaluating ⁴²⁶ various classifiers on the set. The tenant designs are labeled ⁴²⁷ according to the following principles.

- *RED (High Risk):* These tenant designs contain actual attack circuits, which we intentionally designed as malicious using different approaches both from [9], [18], [25], [27], and [29]. The hypervisor should never load them to tenant regions on the cloud FPGAs.
- 433 2) *YELLOW (Mid Risk):* If a circuit contains a lot of
 434 resources and may be used in combination with another
 435 similar design on the same FPGA to invoke crashes,
- 436 we label it as a yellow design. The hypervisor can

permit these designs but requires consideration regarding the mapping into the FPGA regions. Note that, 438 this definition includes completely benign but resourceintensive as well as intentional malicious designs. For 440 instance, additional logic may be added to confuse 441 offline bitstream checker and *hide* the attack, or attackers 442 might use reduced variants of the red designs based 443 on multiple seemingly benign IP modules. Multiple 444 yellow-labeled tenants should not be present at any 445 given time in the FPGA to prevent attacks. If at most a 446 single yellow design is deployed per FPGA, the existing 447 runtime countermeasures [10], [17] will be fast enough 448 to disable it in case of any detected malicious activity 449 (see Section III-A).

3) GREEN (Low Risk): Tenant designs from the green 451 category are considered harmless and can be arbitrarily 452 placed into different FPGA regions by the hypervisor. 453 They are neither resource-intensive nor contain known 454 malicious structures, such as self-oscillating circuits. 455 Attacks are highly unlikely even if combined with 456 yellow designs on the same FPGA. 457

To correctly classify the tenant designs, we use the insights 458 from the bitstream analysis in Section III-B to extract the 459 metadata. By performing the metadata extraction based on the 460 template of the empty tenant region, we can use this metadata 461 to train a lightweight classifier that does not need any complex 462 models to reach far superior results compared to the state-ofthe-art as we show in Section V-C. 464

Based on the recommendations in [34], we evaluate ten-fold 465 cross-validation for different classification methods. We tested 466 a support vector machine (SVM), a multilayer perceptron 467 (MLP), and a random forest classifier. We determined the 468 random forest performed the best on our dataset and used 469 it in all the further experiments. We use the scikit-learn 470 python library [33] to implement the classifier and focus on 471 optimizing the recall for the classification of the red bitstream 472 class by setting the class weights to 200, 30, and 1 for red, 473 yellow, and green, respectively. This approach prevents the 474 misclassification of attack bitstreams into a lower-risk class. 475 Thus, it maximizes the security at the cost of very few lower-476 risk bitstreams not being loaded to the FPGA.

E. Flow of Using Meta-Scanner

Our proposed Meta-Scanner is easy to use. CSPs will have 479 to deploy a training phase over the existing tenant designs and 480 known malicious designs, then use the trained meta-scanner 481 on any tenant design being uploaded. 482

1) Training Phase: Algorithm 1 summarizes the steps for 483 the training phase by the CSP. It has first to estimate the 484 floorplanning for its different FPGAs to partition them into 485 several tenant regions. The CSP already has several tenant 486 designs from its previous users. For each tenant region, 487 generate the blank bitstream to be used as a reference for the 488 feature extraction. Then, for each tenant design, the bitstream 489 for all the fitting tenant regions has to be generated, and extract 490 the features from the metadata. If no data about whether the 491 design is malicious or not, it has to be uploaded to an FPGA to 492 get the ground truths. Based on the labeled tenant designs, the 493

509

A	lgorith	m 1:	CSP	Classifier	Training
---	---------	------	-----	------------	----------

Input: List of tenant designs
Output: Trained classifier model
<pre>ImplementDifferentFloorplans();</pre>
foreach tenant region do
GenerateBlankBitstreams();
foreach tenant design do
GenerateBitstream();
CompareToBlankBitstream();
<pre>ExtractFeatures();</pre>
UploadToFPGAAndGetGroundTruths();
end
end
<pre>FeedLabeledDataToTrainClassifierModel();</pre>

⁴⁹⁴ classifier has to be trained to be used to scan the new tenant ⁴⁹⁵ designs.

2) Scanning Phase: The trained classifier is continuously 496 497 used to scan new tenant designs to find out whether they are 498 malicious or not and guide the upload of the tenant designs on the FPGA. The steps of using the scanner are summarized Algorithm 2. The user usually uploads the tenant design 500 in as a synthesized netlist [13]. Therefore, an estimation of 501 502 the resource needed exists. Based on this estimation, the CSP can choose a suitable tenant region from the floorplan. 503 ⁵⁰⁴ The CSP generates the bitstream for the tenant region and 505 extracts the features from the metadata. The scanner uses the ⁵⁰⁶ features extracted to get the label for the design. Based on the label, the tenant design is either banned (red), uploaded with 507 ⁵⁰⁸ consideration (yellow), or uploaded and trusted (green).

IV. DATASET GENERATION

To evaluate the effectiveness of our scanner in fulfilling its 511 goal, we generated the dataset of the bitstreams. In Table II 512 we summarize the terminology used to describe the dataset 513 generation.

We built a set of bitstreams to extract the metadata and test 514 515 our solution. The set is based on the 26 basic designs, of which nine are malicious and 17 are benign. We create 475 different 516 tenant designs by configuring, combining, and modifying these 517 basic designs. Six of the nine malicious basic designs are 518 26 from the state-of-the-art mentioned in Section II-B. Moreover, 519 we implement three new malicious designs, similar to the AES 520 malicious design, that we detail later in Section IV-B. The 521 16 benign basic designs are based on the groundhog bench-522 ⁵²³ mark [35], ISCAS benchmark [36], open cores designs [37], 524 Berkeley benchmarks [38], Xilinx HLS tutorials [39], and 525 RISC-V dual core [40]. In addition to these benchmarks, we use some of our developed basic designs, such as JPEG 526 527 compression/decompression, the secure hash algorithm (SHA), ₅₂₈ and RSA. We mix and match the basic designs from these 529 benchmarks to build the tenant designs. Table III shows all 530 the basic designs, the benchmarks they originate from, and 531 the frequency of using them in our dataset. Accessing and ⁵³² using the real tenant designs from CSPs is not possible. Even ⁵³³ though AWS Marketplace [41] provides FPGA cores, they ⁵³⁴ are typically either simple IP cores meant for integration into

Algorithm 2: Tenant Design Classification and FPGA
Deployment
Input: Tenant design netlist
Output: Label
// Step 1: Synthesize netlist of the
tenant design
<pre>// Step 2: Estimate a fitting tenant</pre>
region
<pre>EstimateTenantRegion();</pre>
// Step 3: Perform Place and Route
<pre>PerformPlaceAndRoute();</pre>
// Step 4: Compare to blank bitstream
CompareToBlankBitstream();
// Step 5: Extract features
<pre>ExtractFeatures();</pre>
// Step 6: Feed features to classifier
and get label
// Step 7: Handle label
if Label is RED then
// Step 7a: Do not upload to FPGA
Do not upload to FPGA;
end
else if Label is YELLOW then
// Step 8a: Find suitable FPGA
<pre>FindSuitableFPGA();</pre>
// Step 8b: Upload to FPGA
UploadToFPGA();
// Step 8c: Alert online tool
AlertOnlineTool();
end
else if Label is GREEN then
// Step 9a: Upload to first fitting
FPGA
Upload to first fitting FPGA;
end
// Step 10: Return label
return Label;

 TABLE II

 TERMINOLOGY USED IN SECTIONS IV AND V

Term	Explanation
Basic Design	HDL code of one module, e.g., DES or JPEG
Tenant Design	One basic design or several of them in a cluster
Tenant region	Area on the FPGA assigned to one tenant
Floorplan	Partitioning the FPGA into different tenant regions
Bitstream	Tenant design in binary, uploaded on the FPGA

larger designs [42], or they are complete systems running ⁵³⁵ in software that uses hardware IPs. The complete systems ⁵³⁶ utilize hardware accelerators through an interface without ⁵³⁷ direct access to the tenant design itself [43]. Therefore, we ⁵³⁸ rely on the benchmarks as done by [30] and [31] to fulfill ⁵³⁹ our evaluation, covering a range of applications suitable for ⁵⁴⁰ the FPGA acceleration, including neural networks and Bitcoin ⁵⁴¹ mining. ⁵⁴²

We generate bitstreams for the ZCU102 FPGA board, 543 utilizing its Xilinx UltraScale+ FPGA for measurements to 544 establish labeling ground truths. These bitstreams are then 545

Basic Design	Benchmark	#Bitstreams
JPEG	Own Designs	61
RISCV	RISC-V River SoC	15
AVA decoder	Berkeley	42
RSA	Own Designs	46
Cluster of seq. circuits	ISCAS Sequential	64
Serial keyboard	Groundhog	24
PID Controller	Groundhog	45
FIR	Berkeley	28
FFT	Groundhog	40
Bitcoin miner	Opencores	22
AES Attack	Attack from [18]	59
Mux Attack	Attack from [15]	5 🔳
Shift register attack	Attack from [18]	20
RAM Attack	Attack from [27]	19
Reed-Solomon attack	Own Designs	19
DES*	Berkeley	25
SHA*	Own Designs	25
Glitch Attack	Attack from [28]	20
Latch Attack	Attack from [15]	20
Neural Network	Opencores	38
Ethernet	Opencores	38
CRC	Opencores	57
SPI	Opencores	57
Manchester encoder	Opencores	38
IIR	Opencores	38
DCT	HLS	25

* Used both maliciously and benignly



Fig. 3. Floor-planning of tenants. (a) AES and benign cluster coordinated tenant attacks. (b) SHA and DES coordinated tenant attacks.

546 loaded onto the FPGA board. Our focus lies in detecting 547 the success of attacks, which determines the labeling of 548 the bitstreams. The same bitstreams can be used across the 549 multiple target FPGA boards, mirroring a cloud scenario from 550 the user's perspective.

551 A. Generating the Tenant Designs

We employed various strategies to create the tenant 552 553 regions. For example, Fig. 3 demonstrates the implementa-554 tion of the coordinated attacks from the multiple tenants 555 (see Section II-B). The FPGA's floor plan is divided into four 556 regions, with two hosting malicious designs and the other two ⁵⁵⁷ hosting benign ones. One region utilizes 50% of the resources, ⁵⁵⁸ while the other three each utilize 15%, leaving 9% for the static design. In the example shown in Fig. 3, the 50% region 559 ⁵⁶⁰ is positioned in the middle of the FPGA. However, for another floor plan, the 50% region can be placed at the top or bottom of 561 ⁵⁶² the floor plan, not necessarily in the middle. This contributes ⁵⁶³ to diversifying the bitstreams by avoiding constraining them ⁵⁶⁴ into fixed regions but instead across several different regions.

A CSP typically maintains several floor plans to accommodate various types of users. For instance, the 50% tenant region from Fig. 3 can be substituted with two smaller tenant regions, each utilizing 25% of the resources. We employed six different floor plans to generate 24 distinct tenant regions for placing the tenant designs. The sizes of these regions vary, ranging from 50% of the FPGA resources to 15% of the FPGA resources.

Not all the tenant designs were used in all the tenant regions 573 as they might not fit into them, i.e., they need more resources 574 than the region provides. Those tenant designs that did not 575 fit were either modified, like changing the RISC-V dual core 576 to a single core, or we diversified the designs further by the 577 following modifications. 578

- Mixing them more, e.g., substituting a large FFT 579 module with a smaller PID-controller module and a 580 Manchester encoder. 581
- Increasing the repetition within the design, e.g., adding 582 multiple JPEG compression instances after removing a 583 large data encryption standard (DES) module. 584

Moreover, we hide some malicious modules with the benign 585 modules making the attacks stealthier similar to [30]. The 586 generated tenant designs are categorized into 153 green ones, 587 120 red ones, and 177 yellow ones as detailed in Section III-D. 588

B. Implementation of Attacks Based on Benign Constructs 589

We generated malicious tenant designs similar to the AES ⁵⁹⁰ malicious design from [18] to enrich the dataset. These ⁵⁹¹ malicious tenant designs are based on the DES, SHA, and ⁵⁹² Reed–Solomon as depicted in Fig. 4. The malicious DES- ⁵⁹³ based design in Fig. 4(a) utilizes unrolled DES S-boxes ⁵⁹⁴ as the fundamental building block. Multiple blocks are ⁵⁹⁵ interconnected in a chain with adjustable chain lengths to ⁵⁹⁶ fit the size of the tenant region. The output of each block ⁵⁹⁷ serves as the input for the subsequent block. The key ⁵⁹⁸ for each block is computed by XORing the output of the ⁵⁹⁹ preceding block with the original key. This process amplifies ⁶⁰⁰ the toggling along the path, thereby increasing the power ⁶⁰¹ consumption.

The malicious SHA-based design also employs a chain of ⁶⁰³ interconnected SHA subfunctions [shown in Fig. 4(b)]. Each ⁶⁰⁴ subfunction receives six inputs, which are mixed to produce ⁶⁰⁵ the various components of the SHA algorithm, resulting in six ⁶⁰⁶ outputs. The output of one subfunction can be directly connected to the next's input, with the chain's length configurable ⁶⁰⁸ as desired. Note that, only the first input originates from the ⁶⁰⁹ registers, and no combinational loops are present in the design. ⁶¹⁰

As the Reed–Solomon encoder inherently comprises a chain 611 of multiply accumulate operations, the registers between the 612 adder stages are simply removed to transform it into a 613 malicious design [see Fig. 4(c)]. This modification results in 614 a lengthy combinational path, which can be configured as 615 desired. The inputs originate from tenant-internal registers 616 initialized by constants and subsequently inverted in every 617 cycle to enhance toggling. 618

Furthermore, to enhance the difficulty of detection, we 619 explore the concept of hiding these malicious designs among 620



Fig. 4. Implemented attacks, derived from the benign modules. With small modifications, removing sequential elements, and special toggling input patterns, they lead to successful attacks. (a) DES-based attack. (b) SHA-based attack. (c) Reed–Solomon-based attack.

⁶²¹ the benign ones to evade detection by the current state-of-⁶²² the-art solutions. We integrate the malicious designs alongside ⁶²³ a cluster of ISCAS sequential circuits [36]. Consequently, ⁶²⁴ a bitstream scanner would identify slightly modified benign ⁶²⁵ designs and encounter additional circuits introducing random-⁶²⁶ ness to the structural design. This combined setup presents a ⁶²⁷ more complicated functionality resembling a standard design, ⁶²⁸ performing tasks beyond solely cryptographic operations or ⁶²⁹ encoding.

V. EVALUATION

We implement the tenant designs using Vivado 2019.1 to evaluate our proposed meta-scanner. The bitstreams were uploaded to a ZCU102 board. Meta-scanner is implemented in python and tested on an AMD Ryzen 5 6-Core processor with 24 GiB main memory.

636 A. Ground Truth of Benign-Based Attacks

To label the malicious tenant designs from Section IV-B we run them on a ZCU102 board to see if they crash the FPGA. Table IV shows the results. Utilization (%) is based on the total LUTs available in the ZCU102 FPGA board. Any version of the malicious designs having the size from Table IV or larger are labeled as red.

Furthermore, we classify smaller malicious designs as 643 644 yellow due to their potential for the coordinating attacks, 645 substantiated by the findings presented in Table IV. Initially, 646 when both the tenants, SHA and DES are malicious and 647 deploy weakened versions of their attacks, a coordinated 648 attack becomes feasible. Second, in scenarios where only 649 one tenant (AES) is malicious but cannot execute an attack 650 independently, it can exploit the presence of a resource-651 intensive benign tenant. When executed concurrently, the 652 benign tenant inadvertently facilitates an attack, resulting in a 653 system crash. Consequently, any benign large design capable 654 of instigating an attack when combined with the small AES 655 attack is classified as "yellow." It should be noted that in 656 Table IV we show the speed of a crash for the minimum 657 area. However, using more FPGA resources would cause faster attacks [10]. Moreover, LoopBreaker [10] can stop an 658 659 attack fast only with preselection of the malicious tenant. Without our tool, LoopBreaker will not be able to identify the 660 661 malicious-tenant and would need the lengthy selection step which requires hundreds of microseconds which is enough for 662 663 almost all the attacks to succeed.

664 B. Metadata Features' Importance

As mentioned in Section III-C, we use the scikit-learn 666 library [33] to evaluate the relevance of our features to the

TABLE IV MINIMUM TIME AND UTILIZATION NEEDED FOR ACHIEVING CRASHES

Attack based on	Crash speed	Crash FPGA utilization		
AES* [18]	12 µs	18.5%		
Reed-Solomon*	$167 \mu s$	38.7%		
DES*	$90\mu s$	27.0%		
SHA*	$34 \mu s$	21.9%		
$SHA + DES^+$	$60\mu s$	14.6% + 18.0%		
AES + benign cluster ⁺	>2 Min	13.9% + 34.0%		

* attack from single tenant

⁺ attack from multiple coordinated tenants



Fig. 5. NMI of each feature individually to the data, 1 is maximum correlation and 0 means no correlation at all.

classification problem. In Fig. 5, we show the normalized 667 mutual information (NMI) between each feature and the data 668 before classification. NMI is one of the metrics from the 669 scikit-learn library [33]. It assesses a normalized value with 670 1 being the highest value (the feature is very relevant to 671 the classification problem) and 0 being the lowest value (the 672 feature is not relevant at all to the classification problem). 673 Utilization and estimated power have the highest NMI values 674 of around 0.7. The other three features have NMI values 675 around 0.5. The figure shows that all the metadata features 676 relate significantly to the classes. Hence, they are all relevant 677 to the classification problem and can correctly classify the 678 tenant designs. For the five excluded features mentioned in 679 Section III-C the NMI score is less than 0.5. Therefore, they 680 are less suitable for the classification problem and excluding 681 them is sensible. 682

Attacks rely on the malicious basic designs, e.g., AESbased, RAM-based, etc. Therefore, we further evaluate their importance per basic design. To be able to perform this evaluation, we had to use an one-class classifier method [44]. One-class classifiers belong to the unsupervised learning approach, where data from only one class is used for training. The result of the classification is a binary true or false. For example, if we train an one-class classifier on the DES malicious designs, it will detect and label them as *true*. Anything else, even AES or Reed–Solomon malicious designs would be labeled as *false*.

Basic Design	AvgFrameFreq	Repetition	EstimatedPower	StdFrameFreq	Utilization
Artificial Neural Network	2.7%	41.8%	8.9%	18.2%	28.4%
FFT	17.0%	24.0%	15.0%	27.0%	17.0%
RSA	39.4%	11.4%	8.4%	30.6%	10.2%
JPEG	6.9%	32.4%	27.0%	5.6%	28.1%
IIR	13.4%	20.3%	31.1%	15.3%	19.9%
Cluster of s13207/s1494/s9234	14.2%	27.6%	28.0%	7.5%	22.7%
Bitcoin Miner	18.9%	29.4%	16.9%	7.1%	27.7%
Serial keyboard	25.8%	15.8%	16.8%	14.8%	26.8%
SPI	1.0%	45.7%	13.4%	6.3%	33.6%
PID Controller	7.9%	11.8%	41.5%	12.8%	26.0%
DES*	15.4%	11.3%	42.7%	18.9%	11.7%
FIR	28.2%	9.7%	24.3%	18.6%	19.2%
Manchester Encoder	1.0%	36.2%	27.5%	9.8%	25.5%
SHA*	22.0%	6.4%	39.9%	24.6%	7.1%
AES Attack	8.1%	17.1%	44.0%	1.0%	29.8%
AVA decoder	13.5%	19.3%	31.3%	15.6%	20.3%
Ethernet	13.4%	20.3%	31.1%	15.3%	19.9%
RISCV	13.0%	19.8%	31.1%	14.5%	21.6%
Reed Solomon Attack	2.6%	37.3%	28.6%	4.7%	26.9%
CRC	14.1%	21.6%	31.2%	14.1%	19.0%
Latch Attacks	14.7%	14.5%	28.8%	19.9%	22.1%
RAM Attack	12.7%	39.1%	4.5%	29.1%	14.6%
Glitch Attack	19.0%	30.0%	0.0%	32.0%	19.5%
Shift Register Attacks	12.0%	18.6%	12.2%	39.4%	17.8%
Mux Attacks	0.5%	36.2%	9.8%	27.5%	26.0%
DCT	15.3%	26.2%	27.4%	19.2%	11.9%
Average	13.6%	23.6%	25.1%	17.3%	20.1%

 TABLE V

 Feature Importance per Basic Design When Used in an One Classifier Model

* Used both as an attack and as normal module

TABLE VI RESULTS OF TEN-FOLD CROSS VALIDATION

class	precision	recall	f1score	support	FPR	FNR
GREEN	0.990	0.979	0.984	17.8	0.007	0.020
YELLOW	0.969	0.978	0.972	17.7	0.015	0.016
RED	0.977	0.985	0.979	12.0	0.008	0.021
New RED	1.0	0.963	0.978	1.7	0.000	0.018

The results are presented in Table V. Notably, no feature 694 695 scored 50% or higher in importance across all the cases. 696 Exceptions were observed where the relevance of features varied among different basic designs. For instance, the Repetition 697 698 feature held the highest importance for the Reed-Solomon ⁶⁹⁹ malicious design with a score of 37.3%. Conversely, for the 700 AES malicious design, the power estimation feature scored 701 44.0%, while utilization scored 25.5%. Additionally, in cases, 702 such as RSA, serial keyboard, and FIR, the average frame 703 frequency feature, typically of low importance exhibited sig-704 nificant relevance. Similarly, estimated power was less critical 705 for the ANN and Bitcoin miner designs, with repetition 706 playing a more substantial role. Furthermore, estimated power 707 played a minor role for several malicious designs like RAM, 708 glitch, mux, and shift registers, reaching 0.0% for the glitch 709 malicious designs. For these malicious designs, the standard 710 deviation of frame frequency gained importance.

711 C. Performance of the Classifier

The metadata extracted from the bitstream generation is 113 used to train the random forest classifier as described in 114 Section III-D. The training and test data are split randomly by 115 having 10% of the data for testing and the remainder as the training data. The split is done using the split method from 716 the scikit-learn library [33]. Additionally, we perform ten-717 fold cross-validation using our 475 bitstreams, and the results 718 are shown in Table VI. The red class has the highest recall 719 and precision to avoid banning legitimate designs and not 720 uploading malicious designs (achieved by fine tuning the class 721 weights as explained in Section III-D). The other two classes 722 (green and yellow) still have high precision and recall and the 723 whole classifier has a mean accuracy of 0.979. Moreover, we 724 ran inference on malicious designs based on our designs from 725 Section IV-B. It had a mean accuracy of 0.95, a precision of 726 1.0, and a recall of 0.963. For false negatives and positives, 727 Table VI shows that the FPR and FNR are at highest of the 728 value 0.021 which is comparably low. The FPR of the yellow 729 class is roughly the double of the other two classes. This is 730 due to the fact that it is the class in the middle, therefore, a red 731 design will most likely be misclassified as yellow and same 732 for green. For FNR, it is slightly lower for the yellow class 733 than the other two, but in general, it stays low for the all three 734 classes. 735

Table VII compares our scanner against the five state-ofthe-art approaches [11], [14], [15], [16], [30]. As they can 737 only classify into two classes (attack versus no attack), we 738 decided to consider the yellow and green classes as "no 739 attack," to give them an advantage and to have a conservative 740 comparison. Still, all the state-of-the-art approaches have 741 significantly lower accuracy compared to our scanner. Note 742 that, for the tools from [11] and [30] the tool does not even 743 support partial bitstreams in its current format. However, for a 744 fair comparison, we assume they could be updated to support 745 them. Our scanner is the only tool that detects BRAM short 746 circuit malicious designs and noncryptographic benign-based 747

TABLE VII COMPARING OUR SOLUTION TO THE STATE OF THE ART



0.2

0

Crypto

Attacks

0.2 Basic Design

Fig. 6. Mean detection accuracy depending on basic designs.

748 malicious designs (Reed-Solomon-based and shift-register-749 based).

Moreover, Fig. 6 shows the accuracy of classifying each 750 basic design to the correct classes. The accuracy is defined 751 the number of samples correctly classified, divided by the as 752 total number of samples used for the inference. Many of the 753 ⁷⁵⁴ accuracy values are at 1.0, which means that no false positives nor false negatives occur for this basic design. Overall, all the 755 756 accuracy values are higher than 0.85. DES and SHA (which are both used as the benign designs as well as the malicious 757 758 designs hidden using the ISCAS circuits) have a high accuracy of 1.0. Hence, our scanner was able to correctly detect hidden 759 malicious designs, and differentiate between using a module 760 for an attack or using it as a true benign design. Moreover, 761 our scanner can detect all the new malicious designs with high 762 763 accuracy.

Additionally, we evaluate our timing overhead. As men-764 ⁷⁶⁵ tioned in Section III-A, the CSP performs place and route, 766 feature extraction from the metadata, and scanning (inference of the classifier). Table VIII shows the results of running our 767 scanner on the AMD Ryzen 5 6-Core processor with 24 GiB 768 769 main memory. On average, place and route for one bitstream needed 27 min, while our feature extraction needs less than 770 s and the inference needs less than 10 ms. Hence, our 771 2 772 feature extraction and inference have negligible overhead. The 773 feature extraction takes more time than the inference as it 774 needs to parse the bitstream frame by frame. Moreover, we 775 also measure the time needed for training, our solution needs 776 on average 2 min to train the decision tree.

777 D. Performance Against Unseen Designs

To complement the classical validation from Section V-C, 779 we use an additional training and test strategy to evaluate 780 the generalization of our classifier. For each basic design b, $_{781}$ we perform a training/evaluation experiment, declaring b as

Fig. 7. Accuracy and recall per unseen category.

RO

Attacks

Sea

Attacks

"unseen basic design" and excluding all the bitstreams from 782 the training phase that contains b. This mimics the scenario 783 where a new malicious or benign design emerges that has been 784 used for training. The not-excluded bitstreams are all used to 785 train the model and we test the performance based on the 786 excluded bitstreams. Note that, this evaluation against unseen 787 designs is not performed by any state-of-the-art solution [11], 788 [16], [30], [31]. However, we decided to perform it as an extra 789 step to evaluate the robustness of our scanner. 790

DSF

Circuits unication

First, we start by evaluating the case where a full category 791 of designs is unknown. For example, if no cryptography-based 792 attacks were ever used before or if large circuits like neural 793 networks or bitcoin miners are not used before. Fig. 7 shows 794 our results. For most categories, neither recall nor accuracy 795 dropped under 0.9. However, for RO-attacks that use muxes 796 and latches or sequential attacks that use RAM or reed-797 solomon encoder the accuracy and recall drop. The reason is 798 that these attacks look very similar to the benign small attacks. 799

We extend our analysis to be even more fine grained. We 800 do it per basic block level Fig. 8 shows (a) the accuracy 801 and (b) recall of the red class for the different unseen basic 802 designs. Recall of the red class is of significant importance, 803 as it shows how well our scanner stops malicious designs 804 from being uploaded. It can be seen from the figures that the 805 scanner's performance is adequate against the unseen designs 806 with many of them nearly reaching the ideal value of 1 for 807 both the accuracy and recall. 808

However, there are some outliers. The outliers are analysed 809 and explained in the following, i.e., the Reed-Solomon mali- 810 cious design, latch malicious design, RAM malicious design, 811 keyboard serial, and the cluster of ISCAS benchmarks. The 812 accuracy and recall are very low for the RAM- and latch- 813 based malicious designs because they are the only malicious 814 designs that do not use any LUTs. Both malicious designs 815 can be implemented using only RAMs or latches, respectively. 816

Accuracy



TABLE VIII TIMING OVERHEAD OF OUR CLASSIFIER

Fig. 8. Performance of the classifier against unseen attacks. (a) Accuracy. (b) Recall of the red class.

⁸¹⁷ When completely excluding them from training, the classifier 818 does not have any preceding knowledge that using only these ⁸¹⁹ resources can realize an attack. To counter that, all the basic primitives that can be used for attacks must be included to train 820 the classifier. This is conceptually the same as we did in the 821 normal training of our classifier as evaluated in Section V-C. 822 Similarly, the Reed-Solomon malicious design is the only 823 824 one that neither uses high repetition of primitives nor crypto-825 graphic primitives. Instead, it is the only malicious design in 826 our collection that uses long chains of combinational paths. 827 Similar to the case of unseen RAM- and latch-based malicious 828 designs, the classifier does not have any hint or knowledge 829 that such a structure may cause a risk.

Only the red recall is low for the cluster of ISCAS benchmarks, but the general accuracy is good. This is because to used as the irregularity that hides the malicious designs. Thus, without using it, the classifier does not know that such hidden attacks exist and have a suboptimal recall.

Finally, for the serial keyboard, the accuracy is also pretty low. This is because it is used in several green designs. Without having it, the classifier only sees clusters of different yellow class modules and will classify the green as yellow. Note that, the recall on red is still 1.0, so no security degradation occurs. These results show that using tenant designs with a high diversity for training is helpful. In a real-world deployment of the classifier, it should be continuously updated (retrained) with bitstreams from the real usage on the CSP. The possibility 843 of fast and easy retraining of our decision tree classifier 844 (see Table VIII) highlights the important flexibility of our 845 approach. As no offline bitstream checker can always perfectly 846 separate malicious from the benign designs (including mali- 847 cious designs that have not been discovered yet), our proposed 848 classifier can be easily and automatically adapted to any new 849 malicious designs. More importantly, if a new malicious design 850 is based on a similar concept to a previously known malicious 851 design, e.g., using DES or SHA instead of AES, our classifier 852 can detect it with high accuracy even when no retraining is 853 performed, as seen in Fig. 8. When new types of malicious 854 designs are detected or reported, the CSP simply needs to 855 retrain the lightweight ML model and it can achieve high 856 security again. The new malicious bitstreams are simply added 857 to the training pool to perform the retraining.

VI. DISCUSSION

One struggle that we faced during our work is the benchmark to evaluate our solution. Unfortunately, to the best of our knowledge, no cloud-based FPGA benchmark exists. A cloud-based FPGA benchmark could have helped to evaluate our classifier more accurately. Moreover, as we mention in Section IV, the available examples from the commercial CSPs like AWS were not feasible to use as a benchmark. Hence, we had to build our benchmarking setup based on the same FPGA benchmarks used by the state-of-the-art [11], [16].

The problem that clients currently have to entrust their unencrypted design netlists to the CSP for verifying the absence of potentially malicious circuits is an important ongoing research topic. In [32], a trusted attestation scheme is proposed, which could also be applied in our scenario, allowing the client to upload the encrypted bitstreams together with a trusted shell for the CSP to verify the bitstream classification.

During our evaluation in Section V-D, we noticed outliers in detection for the malicious designs not represented ⁸⁷⁷ in other bitstreams. These instances were undetected until ⁸⁷⁸ included in the training. This mirrors real-world scenarios ⁸⁷⁹ where a new malicious design category may emerge initially ⁸⁸⁰ undetected but can be added to training for the subsequent ⁸⁸¹ detection. Furthermore, excluding specific malicious designs, ⁸⁸² while including the others from the same category led to ⁸⁸³ successful detection, exemplified by AES malicious designs ⁸⁸⁴ being detected due to the inclusion of the other cryptographic ⁸⁸⁵ core malicious designs like DES or SHA. ⁸⁸⁶

For retraining, we stand in contrast with the state-of-theart as they are either very hard to retrain, e.g., the tools ⁸⁸⁸ from [15] and [29] that need to add the new designs and ⁸⁸⁹ their rules manually, or the tools from [11] and [16] that ⁸⁹⁰ only support self-oscillating structures and therefore cannot ⁸⁹¹ be seen as applicable against more advanced attacks. The ⁸⁹² only promising tools are from [30] and [31] but both mention ⁸⁹³ nothing about their retraining. For the tool from [30] it is ⁸⁹⁴ from [31] it is open source so we evaluate it but for the tool ⁸⁹⁵ garser for the simulation netlists which needs to be updated ⁸⁹⁷ and maintained for each new type of circuits which is a ⁸⁹⁸ significant overhead not only for training but as an engineering ⁸⁹⁹

902

921

⁹⁰⁰ effort. Our tool works directly on the bitstream and does not 901 require any special maintenance.

- [16] J. Chaudhuri and K. Chakrabarty, "Detection of malicious FPGA 968 bitstreams using CNN-based learning*," in Proc. ETS, 2022, pp. 1-2. 969
- [17] G. Provelengios, D. Holcomb, and R. Tessier, "Mitigating voltage attacks 970 in multi-tenant FPGAs," ACM Trans. Reconfig. Technol. Syst., vol. 14, 971 no. 2, pp. 1-24, 2021. 972
- [18] G. Provelengios, D. Holcomb, and R. Tessier, "Power wasting circuits 973 for cloud FPGA attacks," in Proc. FPL, 2020, pp. 231-235. 974
- [19] H. Nassar, P. Machauer, D. R. E. Gnad, L. Bauer, M. B. Tahoori, and 975 J. Henkel, "Covert-hammer: Coordinating power-hammering on multi-976 tenant FPGAs via covert channels," in Proc. ACM/SIGDA ISFPGA, 977 2024, p. 43. 978
- [20] Z. Zhu, A. X. Liu, F. Zhang, and F. Chen, "FPGA resource pooling 979 in cloud computing," IEEE Trans. Cloud Comput., vol. 9, no. 2, 980 pp. 610-626, Apr.-Jun. 2021. 981
- [21] M. Paolino, S. Pinneterre, and D. Raho, "FPGA virtualization with accel-982 erators overcommitment for network function virtualization," in Proc. 983 ReConFig, 2017., pp. 1-6. 984
- [22] Introduction of F1 Development Environment, Amazon Web Services, 985 Seattle, WA, USA, 2021. 986
- [23] H. Englund and N. Lindskog, "Secure acceleration on cloud-based 987 FPGAs—FPGA enclaves," in Proc. IEEE IPDPSW, 2020, pp. 119-122. 988
- [24] F. Schellenberg, D. R. Gnad, A. Moradi, and M. B. Tahoori, "An inside 989 job: Remote power analysis attacks on FPGAs," in Proc. DATE, 2018, 990 pp. 1111-1116. 991
- T. Sugawara, K. Sakiyama, S. Nashimoto, D. Suzuki, and T. Nagatsuka, [25] 992 "Oscillator without a combinatorial loop and its threat to FPGA in data 993 centre," IET Electron. Lett., vol. 55, no. 11, pp. 640-642, 2019. 994
- [26] A. Boutros, M. Hall, N. Papernot, and V. Betz, "Neighbors from 995 hell: Voltage attacks against deep learning accelerators on multi-tenant 996 FPGAs," in Proc. ICFPT, 2020., pp. 103-111. 997
- [27] M. M. Alam, S. Tajik, F. Ganji, M. Tehranipoor, and D. Forte, "RAM-998 jam: Remote temperature and voltage fault attack on FPGAs using 999 memory collisions," in Proc. FDTC, 2019, pp. 48-55. 1000
- K. Matas, T. M. La, K. D. Pham, and D. Koch, "Power-hammering 1001 [28] through glitch amplification-Attacks and mitigation," in Proc. FCCM, 1002 2020, pp. 65-69. 1003
- [29] J. Krautter, D. R. E. Gnad, and M. B. Tahoori, "Remote and 1004 stealthy fault attacks on virtualized FPGAs," in Proc. DATE, 2021, 1005 pp. 1632-1637. 1006
- [30] J. Chaudhuri and K. Chakrabarty, "Diagnosis of malicious bitstreams in 1007 cloud computing FPGAs," IEEE Trans. Comput.-Aided Design Integr. 1008 Circuits Syst., vol. 42, no. 11, pp. 3651-3664, Nov. 2023. 1009
- classifier for secure cloud FPGAs," in Proc. IEEE HOST, 2024, 1011 pp. 383-393. 1012
- 2021, pp. 233-241.
- [33] F. Pedregosa et al., "Scikit-learn: Machine learning in python," J. Mach. 1016 Learn. Res., vol. 12, no. 85, pp. 2825-2830, 2011. 1017
- [34] T. Hastie, R. Tibshirani, and J. Friedman, The Elements of Statistical 1018 Learning. New York, NY, USA: Springer, 2009. 1019
- [35] P. Jamieson, T. Becker, P. Y. K. Cheung, W. Luk, T. Rissa, and 1020 T. Pitkänen, "Benchmarking and evaluating reconfigurable architectures 1021 targeting the mobile domain," ACM Trans. Design Autom. Electron. 1022 Syst., vol. 15, no. 12, pp. 1-24, 2010. 1023
- [36] F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of 1024 sequential benchmark circuits," in Proc. ISCAS, 1989, pp. 1929-1934. 1025
- (OpenCores, Amsterdam, The Netherlands). Opencores the Reference 1026 Community for Free and Open Source Gateware IP Cores. 1999. 1027 [Online]. Available: https://opencores.org 1028
- [38] J. Pistorius, M. Hutton, A. Mishchenko, and R. Brayton, "Benchmarking 1029 method and designs targeting logic synthesis for FPGAs," in Proc. IWLS, 1030 2007, pp. 1-8. 1031
- Vitis HLS Tutorial (v2023.1), Xilinx, Inc., San Jose, CA, USA, 2023. [39] 1032 [40] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanovic, "The RISC-V 1033
- instruction set manual," Dept. Electr. Eng. Comput. Sci., Univ. California 1034 Berkeley, Berkeley, CA, USA, UCB/EECS-2011-62, Rep. 2014. 1035 2022. [41]
- "AWS Marketplace." [Online]. Available: 1036 https://aws.amazon.com/marketplace 1037
- "VFI-Accelerator FPGA." 2022. [Online]. Available: https://aws. 1038 [42] amazon.com/marketplace/pp/prodview-fboutdmufjkum 1039

1040

- [43] Hugenomic Nanopolish, Huxelerate, Milan, Italy, 2022.
- [44] S. S. Khan and M. G. Madden, "One-class classification: Taxonomy 1041 of study and review of techniques," Knowl. Eng. Rev., vol. 29, no. 3, 1042 pp. 345-374, 2014. 1043

VII. CONCLUSION

In this work, we proposed an meta-scanner, a tool for 903 ⁹⁰⁴ detecting fault attacks in multitenant cloud FPGA instances. We first analyse the bitstream structure to extract relevant 905 906 metadata based on them we implemented the classifier for ⁹⁰⁷ our scanning scheme. By categorizing the client bitstreams ⁹⁰⁸ into three different risk classes through a machine learn-⁹⁰⁹ ing approach, high-risk designs are prevented from being 910 uploaded, whereas the low-risk designs can be mapped to the 911 FPGA regions arbitrarily. Potential attack designs in the mid-⁹¹² risk class can be uploaded, but as long as only a single such 913 design is mapped per FPGA chip, they can be dealt with ⁹¹⁴ by existing on-chip countermeasures. Evaluating a random 915 forest classifier on a comprehensive set of 475 different 916 malicious and nonmalicious bitstreams leads to an overall $_{917}$ average classification accuracy of 0.979 ± 0.02 , proving the 918 feasibility of our proposed approach. Our solution has a low ⁹¹⁹ overhead for training and scanning (inference). Moreover, it ⁹²⁰ can be easily adapted to any new emerging type of attack.

REFERENCES

- [1] (Amazon Web Services, Seattle, WA, USA). EC2 F1 Instances. 2021. 922 [Online]. Available: https://aws.amazon.com/ec2/instance-types/f1/ 923
- (Intel Corp., Santa Clara, CA, USA). Intel FPGAs Power Acceleration-924 [2] as-a-Service for Alibaba Cloud. 2021. [Online]. Available: 925 https://newsroom.intel.com/news/intel-fpgas-power-acceleration-as-a-926 service-alibaba-cloud 927
- (Huawei Cloud, Guangzhou, China). FPGA Accelerated Cloud 928 [3] Server. 2021. [Online]. Available: https://www.huaweicloud.com/en-929 us/product/fcs.html 930
- (Open Telekom Cloud, Frankfurt, Germany). Faster Computing: [4] 931 932 FPGA Hardware Acceleration for the Open Telekom Cloud. 2021. [Online]. Available: https://open-telekom-cloud.com/en/blog/product-933 news/fpga-closed-beta 934
- S. A. Fahmy, K. Vipin, and S. Shreejith, "Virtualized FPGA accelerators 935 [5] for efficient cloud computing," in Proc. IEEE 7th Int. Conf. Cloud 936 937 Comput. Technol. Sci., 2015, pp. 430-435.
- [6] Y. Luo and X. Xu, "HILL: A hardware isolation framework against 938 information leakage on multi-tenant FPGA long-wires," in Proc. ICFPT, 939 2019, pp. 331-334. 940
- G. Dessouky, A.-R. Sadeghi, and S. Zeitouni, "SoK: Secure FPGA multi-[7] 941 tenancy in the cloud: Challenges and opportunities," in Proc. IEEE Eur. 942 Symp. Security Privacy, 2021, pp. 487-506. 943
- [8] M. G. Jordan, G. Korol, M. B. Rutzig, and A. C. S. Beck, "MUTECO: 944 A framework for collaborative allocation in CPU-FPGA multi-tenant 945 environments," in Proc. SBCCI, 2021, pp. 1-6. 946
- J. Krautter, D. R. E. Gnad, and M. B. Tahoori, "FPGAhammer: Remote [9] 947 voltage fault attacks on shared FPGAs, suitable for DFA on AES," IACR 948 Trans. Cryptogr. Hardw. Embed. Syst., vol. 2018, no. 3, pp. 44-68, 2018. 949
- 950 [10] H. Nassar, H. AlZughbi, D. Gnad, L. Bauer, M. Tahoori, and J. Henkel, "LoopBreaker: Disabling interconnects to mitigate voltage-based attacks 951
- in multi-tenant FPGAs," in Proc. ICCAD, 2021, pp. 1-9. 952 953 [11] R. Elnaggar, J. Chaudhuri, R. Karri, and K. Chakrabarty, "Learning
- malicious circuits in FPGA bitstreams," IEEE Trans. Comput.-Aided 954 Design Integr. Circuits Syst., vol. 42, no. 3, pp. 726-739, Mar. 2023. 955
- D. R. E. Gnad, F. Oboril, and M. B. Tahoori, "Voltage drop-based fault 956 [12] attacks on FPGAs using valid bitstreams," in Proc. FPL, 2017, pp. 1-7. 957
- T. La, K. Pham, J. Powell, and D. Koch, "Denial-of-service on FPGA-[13] 958 based cloud infrastructures-Attack and defense," IACR Trans. Cryptogr. 959 Hardw. Embed. Syst., vol. 2021, no. 3, pp. 441-464, 2021. 960
- 961 [14] J. Krautter, D. R. E. Gnad, and M. B. Tahoori, "Mitigating electricallevel attacks towards secure multi-tenant FPGAs in the cloud," ACM 962
- Trans. Reconfig. Technol. Syst., vol. 12, no. 3, pp. 1-26, 2019. 963 T. M. La, K. Matas, N. Grunchevski, K. D. Pham, and D. Koch, 964 [15]
- "FPGADefender: Malicious self-oscillator scanning for Xilinx 965 Ultrascale+ FPGAs," ACM Trans. Reconfig. Technol. Syst., vol. 13, 966
- no. 3, pp. 1-31, 2020. 967

[31] L. Alrahis et al., "MaliGNNoma: GNN-based malicious circuit 1010

[32] S. Zeitouni, J. Vliegen, T. Frassetto, D. Koch, A.-R. Sadeghi, and 1013 N. Mentens, "Trusted configuration in cloud FPGAs," in Proc. FCCM, 1014 1015