# High-Performance Remote Data Persisting for Key–Value Stores via Persistent Memory Region

Yongping Luo<sup>®</sup>, Peiquan Jin<sup>®</sup>, *Member, IEEE*, Xiaoliang Wang<sup>®</sup>, *Member, IEEE*, Zhaole Chu<sup>®</sup>, Kuankuan Guo<sup>®</sup>, Peng Xu, Jinhui Guo, and Fei Liu

Abstract-Key-value stores (KVStores), such as LevelDB and 2 Redis, have been widely used in real-world production environ-3 ments. To guarantee data durability and availability, traditional 4 KVStores suffer from high write latency, mainly caused by the 5 long network and data-persisting time. To solve this problem, 6 this article presents a novel data-persisting path for KVStores, 7 allowing remote clients to persist data to the KVStore server  $\alpha$  with  $\mu$ s-level latency. The novelty of this study is threefold. 9 First, we propose PMRDirect, which utilizes a persistent memory 10 region (PMR) in the NVM express standard to construct a 11 direct data-persisting path from the RDMA networking card 12 (NIC) to the PMR region inside an SSD. Second, to showcase 13 PMRDirect in KVStores, we developed a new accessing stack 14 called PMRAccess, enabling remote clients to access existing 15 KVStores and providing durability for each write request. 16 Specifically, we present a low-latency RDMA-based messaging 17 mode and a chunk-based PMR management in PMRAccess to 18 reduce write latency and improve system throughput. Finally, <sup>19</sup> we conducted extensive experiments to evaluate the performance 20 of our proposals. We first compared PMRDirect with a few 21 remote data-persisting paths to show its effectiveness. Then, we 22 evaluated PMRAccess upon two KVStores, including LibCuckoo 23 (an in-memory KVStore) and LevelDB (an in-storage KVStore). 24 The results showed that PMRAccess outperformed the SSD-25 based accessing stack by up to 6.1x in write throughput and 26 36x in write tail latency, and it achieved 1.7x higher write 27 throughput and 0.59x lower write tail latency over the PMEM-28 based accessing stack. Further, we conducted a system-to-system 29 comparison between the PMRAccess-integrated LibCuckoo and 30 Redis, and the results showed our proposal achieved up to 13× 31 higher throughputs and  $40 \times$  lower write latency than Redis.

Index Terms—Key-value stores (KVStores), persistent memory
 region (PMR), RDMA, write latency.

#### I. INTRODUCTION

34

<sup>35</sup> **K** EY–VALUE stores (KVStores) have been extensively <sup>36</sup> used to store and manage unstructured data generated <sup>37</sup> from a wide range of data-intensive applications. Large

Manuscript received 30 July 2024; accepted 30 July 2024. This work was supported in part by the National Science Foundation of China under Grant 62072419, and in part by ByteDance Inc. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding authors: Peiquan Jin; Fei Liu.*)

Yongping Luo, Peiquan Jin, Xiaoliang Wang, and Zhaole Chu are with the School of Computer Science and Technology, University of Science and Technology of China, Hefei 230027, China (e-mail: ypluo@mail.ustc.edu.cn; jpq@ustc.edu.cn; wxl147@mail.ustc.edu.cn; czle@mail.ustc.edu.cn).

Kuankuan Guo, Peng Xu, Jinhui Guo, and Fei Liu are with the Applied Research Center (Storage), ByteDance Inc., Beijing 100800, China (e-mail: guokuankuan@bytedance.com; peng.xu@bytedance.com; guojinhui.liam@bytedance.com; fei.liu@bytedance.com).

Digital Object Identifier 10.1109/TCAD.2024.3442992

Internet companies like Google, Meta, and ByteDance all <sup>38</sup> employ KVStores at scale. In these KVStores, new data <sup>39</sup> or log entries from clients to the KVStore server are persisted into storage, and the associated write latency mainly <sup>41</sup> includes networking and data-persisting latency. Under traditional TCP/IP-based accessing stacks and SSD-based storage, <sup>43</sup> the write latency per request is at least hundreds of microseconds [1]. For latency-sensitive scenarios such as financial <sup>45</sup> transaction services, it is necessary to reduce the write latency <sup>47</sup>

Recently, some research and industry practices introduced 48 RDMA networking card (NIC) to improve the networking 49 latency [2], [3]. Commodity RDMA NICs can deliver  $\sim 3 - \mu s$ 50 networking latency and up to 200 GbE networking band-51 width. Because RDMA only supports accessing main memory, 52 RDMA-based KVStores can only store all data in memory 53 and, therefore, do not support data durability. In addition, 54 storing too much data in memory will increase the DRAM cost 55 (about \$5.1 per GB). Some other researchers proposed to use 56 PMEM to reduce persistent latency as PMEM offers  $\sim$ 120-ns 57 persistent latency [4]. Combined with RDMA NICs, PMEM-58 based KVStores [5], [6] can reduce the write latency to 59  $\mu$ s-level while providing data durability. However, commercial 60 PMEM products such as Optane PMEM (about \$4.2 per GB) 61 are much more expensive than NVMe SSDs (about \$0.2 per 62 GB) [7] and rely on specific costly CPUs. When users deploy PMEM-based KVStores at scale, the total cost is usually 64 unacceptable for many companies. On the other hand, Intel has 65 announced that the original Optane production line is closed, 66 meaning that PMEM-based KVStores will become impractical 67 because of the shortage of PMEM. 68

In this article, we propose to leverage an overlooked 69 feature in the NVMe standard called persistent memory region 70 (PMR) [10] to reduce the latency of write requests from 71 remote clients. PMR is a PMR inside NVMe SSDs. Many 72 commodity NVMe SSDs, such as Starblaze SSD [11] and 73 DapuStor Haishen5 [12], have already supported the PMR 74 technology, e.g., by adding power protection for its control 75 memory buffer (CMB) at low cost. Unfortunately, PMR 76 is not typically exposed and manipulated from userspace 77 with portable interfaces. Although a few works exploited 78 CPU's functions for accessing PMR [13], [14], no study 79 proposed RDMA-based access to PMR. Unlike existing stud-80 ies, this article proposes to build a new data-persisting 81 path from RDMA NICs to PMR directly and develop a 82 low-latency accessing stack for KVStores to ensure data 83 durability. 84

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. On the other hand, it is not trivial to establish a fast datapersisting path from RDMA to PMR. The main challenges are: 1) no existing mechanism supports accessing PMR from local and remote CPUs simultaneously; 2) it lacks a highperformance PMR-based accessing stack for KVStores, which can ensure low latency, high throughput, and data durability when serving multiple clients simultaneously; and 3) PMR is capacity-constrained in commodity NVMe SSDs, and an efficient management scheme for PMR is needed.

To address the above challenges, we modify the Linux NVMe driver to expose PMR to the kernel space and Userspace. Users can access PMR from remote CPUs through RDMA *Write* verbs and local CPUs through memory mapped I/O (MMIO). To the best of our knowledge, this is the first effort to build a direct high-performance data-persisting path from RDMA NICs to the PMR region inside NVMe SSDs. Briefly, we make the following contributions in this article.

 We develop a new high-performance data-persisting path called PMRDirect for remote clients to directly write data from an RDMA NIC to the PMR region inside an NVMe SSD. We demonstrate that such a data-persisting path can offer much lower latency than existing data paths (Section III).

2) We present a new accessing stack called PMRAccess for client/server scenarios that utilizes PMRDirect.
PMRAccess provides low latency and data durability for write requests from remote clients to the KVStore server.
Specifically, we implemented an RDMA-based messaging mode and a new chunk-based PMR management scheme in PMRAccess (Section IV).

We conduct extensive experiments with real RDMA 3) 115 NICs and a PMR-enabled NVMe SSD to evalu-116 ate the performance of PMRDirect and PMRAccess. 117 PMRAccess offers  $0.59 \times -36 \times$  lower latency and 118  $1.7 \times -6.8 \times$  higher write throughput than alterna-119 tive solutions, including SSD-based and PMEM-based 120 accessing stacks. We further conduct a system-to-121 system comparison between the PMRAccess-integrated 122 KVStore and Redis, and the results also suggest the 123 efficiency of our proposal (Section V). 124

## II. BACKGROUND AND MOTIVATION

## 126 A. KVStores and Its Write Latency

125

Traditional TCP/IP-based KVStores can offer 20–60- $\mu$ s access latency between a client and a KVStore server [15]. The high networking latency of TCP/IP-based KVStore accessing stacks is owing to three aspects: 1) TCP/IP-based networking tatacks rely on the CPU to perform networking computation; 2) KVStores may require several networking round trips to finish one request; and 3) the capability of traditional Ethernet tatacks is limited.

The latency of persisting a write to storage depends mainly 136 on devices; the latency value is several milliseconds for HDDs, 137  $\sim$ 100  $\mu$ s for SATA SSDs, and 10–60  $\mu$ s for NVMe SSDs. 138 Except for device type, the persistent latency differs slightly 139 according to how we achieve durability. Users can invoke 140 fsync or fdatasync system calls to flush data to storage 141 after the *write* system call that moves data to the page cache.

TABLE I DIFFERENT ACCESSING TECHNOLOGIES FOR KVSTORES REGARDING DURABILITY, TAIL LATENCY (P90), AND STORAGE COST. THE DATA IS FROM THE EXPERIMENTAL RESULTS IN SECTION V-C AND PREVIOUS LITERATURE [7]

Technology	Durability	Tail Latency (P90)	Storage Cost
Traditional [8]	~	74.37 μs	\$0.2 per GB
RDMA+DRAM [2], [3], [9]	×	$2.75 \ \mu s$	\$5.1 per GB
RDMA+PMEM [5], [6]	✓	6.55 μs	\$4.2 per GB
PMRAccess (Our proposal)	✓	2.75 μs	\$0.2 per GB

Users can also write data to storage directly by DIRECT\_IO 142 in POSIX interfaces. DIRECT\_IO incurs less data copy which 143 makes it faster than fsync, at the cost of page alignment 144 constraint. fdatasync reduces the persistent cost of metadata in the file system and offers lower latency than fsync. 146

## B. RDMA NIC and PMEM-Based KVStores

To reduce the high write latency in KVStores, researchers 148 propose many new hardware-oriented techniques that offer 149 tremendous opportunities for low latency and higher throughput. Table I summarizes these techniques in terms of 151 durability, latency (P90), and storage cost. 152

147

RDMA-Based KVStores: One line of research is RDMA- 153 based networking latency reduction. They leverage the RDMA 154 technique, namely, accessing remote memory directly, to 155 enhance in-memory KVStore accessing. Distributed clients 156 can send requests to the server through RDMA verbs (such as 157 two-sided Send/Recv verbs and one-sided Read/Write/Atomic 158 verbs). Owing to the high networking bandwidth (10-200 159 GbE) and ultralow accessing latency (-3  $\mu$ s) of RDMA 160 NICs, they can reduce networking latency for two orders 161 of magnitude and improve CPU consumption for  $20 \times [9]$ . 162 However, RDMA-based in-memory KVStores do not preserve 163 data durability. Since all data are stored in main memory 164 and accessed through RDMA, they offer high performance 165 at the risk of data loss. Nowadays, many real-world storage 166 scenarios, such as financial and healthcare applications, require 167 no data loss after a system crash or power loss event. Besides, 168 storing all data in memory exaggerates the total cost of 169 ownership (TCO), which is crucial for commercial companies. 170

PMEM-Based KVStores: Another line of research is 171 PMEM-based persistent latency reduction. They leverage 172 PMEM as storage-class memory to employ KVStores. 173 Commodity Optane PMEM modules sit on the memory bus. 174 Users can issue memory load and store toward PMEM, similar 175 to DRAM. When users explicitly issue CLFLUSH instructions 176 on a dirty cache line associated with the PMEM address, 177 it can force data into PMEM persistently. The persistent 178 latency of PMEM is roughly 120 ns, which brings KVStore 179 memory-level performance while preserving data durability. 180 Besides, some distributed systems also combine PMEM and 181 RDMA, which can reduce networking latency and persistent 182 latency. However, it is uneconomical to employ PMEM-based 183 KVStores at scale. Building a system equipped with Optane 184 DC PMEM needs a vendor-specific CPU and motherboard, 185 which costs \$547 for one 128-GB Optane DIMM and \$2517 186 for one Intel Xeon Gold 6242R CPU. As the first pioneer of 187

<sup>188</sup> PMEM, the Intel Optane production line will be closed soon <sup>189</sup> due to cost-benefit considerations.

## 190 C. NVMe PMR and Its Opportunity

The NVM express (NVMe) 1.4 introduces the PMR concept 191 <sup>192</sup> in 2019 [10]. PMR represents a piece of nonvolatile memory 193 located on the NVMe SSD devices. Users can map PMR 194 into virtual address space, and then the CPU can issue <sup>195</sup> memory read and write requests to PMR through MMIO. 196 So far, many commodity NVMe SSDs, such as Starblaze 197 SSD [11] and DapuStor SSD [12], have already supported <sup>198</sup> the PMR technology, which has received much attention from <sup>199</sup> the academia and industry [13], [14], [16], [17]. We can also 200 implement PMR by adding power protection to the DRAM 201 buffer inside SSDs. Introducing a 128-MB PMR to an 8-TB 202 NVMe SSD costs only 0.1% of the SSD price, according to 203 an internal estimation at ByteDance. As CMB and PMR are <sup>204</sup> functionally equivalent and we can implement PMR by CMB, we refer to them only by PMR, as with previous works on 205 206 PMR [13], [14].

In this article, we propose to leverage PMR to realize a low latency, low cost, and portable data-persisting path and PMRDirect. In PMRDirect, clients write data directly from RDMA NIC to the server-side PMR. As RDMA offers low networking latency and PMR guarantees data durability, PMRDirect can fulfill our goal.

## 213 III. PMRDIRECT: NEW REMOTE PERSISTING PATH

## 214 A. Overview of PMRDirect

Enabling the direct path from RDMA NIC to PMR can reduce the networking latency and persistent latency of distributed write accesses, but it is a nontrivial task. Though P10 SPDK [18] provides a userspace driver to access PMR from local CPUs and RDMA provides verbs to access remote memory directly, users cannot issue RDMA verbs to the PMR region due to lacking driver support so far. Specifically, the NVMe driver needs to expose the PMR region to the kernel space and provide support for pinning the PMR address and preparing DMA mappings upon DMA operations; the RDMA NIC driver should be able to identify the bus address of PMR. In a word, Remote DMA operations toward PMR require driver support from both the initiator and target sides.

We address the above challenges with the following contributions. First, we resort to a long-standing framework in Linux kernel called *dma-buf* [19]. *Dma-buf* enables sharing buffers for hardware DMA access across multiple devices and synchronizing asynchronous hardware accesses. Second, we add a patch to the Linux NVMe driver (438 LoC) to expose PMR as *dma-buf* objects. Afterward, we leverage an interface in the RDMA library (ibv\_reg\_dmabuf\_mr) to register *dma-buf* objects as remote memory for clients (no LoC to the RDMA NIC driver). Finally, remote clients can post RDMA verbs to registered PMR buffers like normal RDMA. Besides, users can map a *dma-buf* object into virtual address space through mmap, allowing userspace access to PMR.

The NVMe driver acts as an exporter of *dma-buf* object related to PMR. To operate on a *dma-buf* object, the NVMe driver implements three pairs of kernel functions: 243 {pmr attach, pmr detach}, {pmr map dmabuf, 244 pmr\_unmap\_dmabuf}, and {pmr\_dmabuf\_mmap, 245 pmr\_dmabuf\_release}. The pmr\_attach function is 246 called when other devices (such as RDMA NICs) want to attach 247 the dma-buf object. It exposes PMR memory as a DMA memory 248 pool for later DMA operations. The pmr\_map\_dmabuf 249 function is called upon DMA operations to pin the buffer for 250 RDMA NIC accessing and prepares the DMA mapping. The 251 pmr\_dmabuf\_mmap is called when users map this dma-buf 252 object to virtual address space, so it executes corresponding 253 virtual memory mappings. The other three functions are reverse 254 operations, respectively. By adding a new control operation 255 into struct nvme\_dev\_ioctl, users can allocate a specific size of 256 PMR as a *dma-buf* object through ioctl system call. Users 257 pass two arguments to ioctl, i.e., a file descriptor (related 258 to the NVMe SSD device) and an allocation size. The control 259 operation allocates the new *dma-buf* object and returns a file 260 descriptor (related to the *dma-buf* object) to the users. The 261 latter can be used to register the PMR region for RDMA or 262 mmap it to virtual address space. 263

## B. Comparison With Other Remote Persisting Paths

Fig. 1 shows other remote data-persisting paths. Fig. 1(a) 265 shows a typical data-persisting path in classical KVStores, 266 which is adopted by NVMe-oF, Redis, and Memcached. A 267 remote client sends data writes to server-side main memory 268 through networking interfaces, such as TCP/IP or RDMA- 269 based networking. The server is responsible for persisting data 270 from memory to SSD. If the SSD supports PMR, an alternative 271 destination of the persisting can be PMR [13], which results 272 in Fig. 1(b). We refer to the remote data path in Fig. 1(a) 273 and (b) as SSDSync and PMRSync. After introducing PMEM 274 as the storage device, we can exploit a data-persisting path 275 from RDMA NIC to PMEM as in Fig. 1(c), which we refer to 276 as PMEMDirect [5], [6], [20]. With DDIO disable,<sup>1</sup> RDMA 277 Write verbs upon PMEM address can guarantee durability. 278 In this article, we present PMRDirect as a new remote data- 279 persisting path that offers  $\mu$ s-level latency, as in Fig. 1(d). 280

Advantage of PMRDirect: The advantage of PMRDirect 281 over other remote data-persisting paths lies in three aspects. 282

- 1) Compared to SSDSync, it offers  $\mu$ *s*-level low latency <sup>283</sup> and provides data durability. <sup>284</sup>
- Compared to PMEMSync, it reduces the high cost 285 of building a storage cluster that supports PMEM. 286 Evaluation in Section 5 shows that the latency of 287 PMRDirect is lower than PMEMSync under larger than 268 256-byte writes. 289
- PMRDirect exploits peer-to-peer DMA between RDMA 290 NIC and PMR-enabled NVMe SSD, which liber- 291 ates memory bandwidth to applications. If a node is 292 equipped with multiple NVMe SSDs and RDMA ports, 293 PMRDirect is also advantageous for extending multiple 294 highly isolated direct data paths. 295

<sup>1</sup>Intel DDIO is a feature that makes the processor cache the primary destination and source of I/O data rather than access main memory.



Fig. 1. Illustration of PMRDirect and other remote persisting paths. (a) SSDSync. (b) PMRSync. (c) PMEMDirect. (d) PMRDirect.



Fig. 2. Structure of PMRAccess. PMRAccess provides basic key-value operations for KVStores under client/server architecture.

Potential of PMRDirect: We can utilize PMRDirect to 296 reduce the write latency of distributed systems that serve 297 298 latency-sensitive applications such as financial transactions. Taking the chunk-based storage system at ByteDance as an 299 300 example, when a client writes a piece of data to a single-301 node ChunkServer, the ChunkServer needs to persist data into <sup>302</sup> storage before acknowledging it to the client. PMRDirect is 303 promising for reducing this latency to  $\mu$ s-level, improving <sup>304</sup> upstream service quality. A second use case of PMRDirect can <sup>305</sup> be optimizing the well-known Raft consensus protocol [21]. Some KVStores require the Raft consensus protocol to ensure 306 consistency. A log entry in the Raft protocol is deemed 307 committed only if most nodes have persisted it in their local 308 <sup>309</sup> log file. Therefore, the latency of remote data-persisting paths 310 reflects the write latency of committing a new state in a distributed system. PMRDirect is promising to reduce the write 311 312 latency of Raft-based distributed systems.

## IV. PMRACCESS: PMRDIRECT-BASED ACCESSING STACK FOR KVSTORES

To showcase the capability of PMRDirect, we propose to 316 use PMRDirect to improve the accessing latency of existing 317 KVStores, which results in our PMRAccess. Consider a 318 KVStore server that serves a certain number of clients on 319 different nodes. Clients send PUT/UPDATE/GET/DELETE 320 requests to the server regarding any individual key–value pair, 321 and the server then processes requests and sends results back 322 to clients. If clients require write requests to be durable upon 323 acknowledgment, the long write latency is always unavoidable. 324 We present a PMRDirect-enabled KVStore accessing stack 325 called PMRAccess to address this problem. The overview 326 structure of PMRAccess is shown in Fig. 2. PMRAccess is KVStore-independent, which means it can provide data <sup>327</sup> durability and low access latency for both in-memory KVStore <sup>328</sup> and persistent KVStore without durability requirements from <sup>329</sup> the back-end KVStore. <sup>330</sup>

331

367

## A. Challenges of PMRAccess

PMRAccess leverages the PMRDirect remote datapersisting path to transport data directly from client-side RDMA NIC to server-side PMR, avoiding the long persistent latency exposed by NVMe SSD. However, several challenges should be overcome before PMRAccess becomes a fullfledged KVStore accessing stack. 337

Challenge 1: How to reduce latency involved with KVStore 338 requests with more efficient one-sided RDMA Write verbs? 339 Supporting requests in accessing persistent KVStore requires 340 two-sided primitives. A complete KVStore request can be 341 divided into three phases: 1) the client posts a request to the 342 server; 2) the server accesses KVStore (might generate I/O 343 to retrieve or persist data); and 3) the server acknowledges 344 the client. The three phases are strictly ordered and require 345 the involvement of both sides. Thus, it is straightforward 346 to implement two-sided RDMA verbs. However, two-sided 347 RDMA verbs exhibit higher latency than one-sided RDMA 348 verbs. In addition, using two-sided RDMA verbs requires two 349 round trips for each request from the client's perspective, 350 one for sending the request and the other for receiving its 351 acknowledgment. Therefore, the first challenge is how to use 352 one-sided RDMA Write verbs to reduce write request latency. 353

*Challenge 2: How to manage memory effectively for PMR* <sup>354</sup> *with limited capacity under multiple clients?* Currently, the <sup>355</sup> PMR capacity is constrained. Therefore, the PMR space left <sup>356</sup> for storing persistent data is limited to MB-level. If multiple <sup>357</sup> clients write data to PMR simultaneously, one should be <sup>358</sup> concerned about write stall due to high write contention of <sup>359</sup> RDMA writes and PMR capacity shortage. Thus, PMRAccess <sup>360</sup> should overcome this challenge. First, it has to persist data in <sup>361</sup> PMR to SSD asynchronously and reclaim them for later usage. <sup>362</sup> Second, it has to reduce the write contention of multiple clients <sup>363</sup> while maximizing PMR utilization. Finally, it can recover <sup>364</sup> from system crashes or power loss events and guarantee the <sup>365</sup> durability of data writes. <sup>366</sup>

## B. RDMA Write-Based Messaging Mode

Previous works have proposed customized messaging 368 modes for client/server scenarios, such as FaSST [22] and 369 CatFish [23]. FaSST relies on the RDMA Send-based mes-370 saging mode, which incurs two network round trips per 371



Fig. 3. Send-based messaging versus write-based messaging in RDMA.

<sup>372</sup> request. CatFish proposes using one-sided RDMA verbs, but <sup>373</sup> it maintains a central messaging queue to serve all clients and <sup>374</sup> processes each request asynchronously, which increases the <sup>375</sup> request latency. In contrast, we propose using RDMA Write <sup>376</sup> verbs to reduce the network round trips to one per request, <sup>377</sup> and the server processes request synchronously.

In the RDMA Send-based messaging mode [Fig. 3(a)], the 378 379 client posts an RDMA Send verb to the server-side NIC, and 380 then the client has to block and wait for the verb to complete. 381 After the Send verb, the client posts an RDMA Recv verb 382 and waits for completion. The Send and Recv verbs on each 383 side cannot overlap as they will block the CPU and poll for <sup>384</sup> a completion event. In addition, the receiver RDMA NIC has 385 to ensure that a *Recv* verb has been posted before a *Send* verb arrives. Therefore, one request takes two network round trips. 386 In our RDMA Write-based messaging mode [Fig. 3(b)], the 387 388 client sends two RDMA writes to the server-side memory 389 addresses: one for the data request and the other to set a 390 server-side flag that marks a data request that reaches the 391 server. The two writes are combined in one RDMA Write verb and signal once to reduce network latency. Afterward, 392 393 the client starts waiting for the server to set its local flag (as shown in SendReq in Algorithm 2). When the server finds 394 395 its local flag is set, it parses and executes the new request. The server returns the result to the client and sets a client-side 396 <sup>397</sup> flag with a single RDMA Write verb. Our RDMA Write-based <sup>398</sup> messaging mode overlaps the latency of waiting for a Write verb to complete with the server-side acknowledgment to come 399 400 back. Therefore, it can reduce both the network round trip per 401 request and round trip latency.

## 402 C. PMR Management

In PMRAccess, PMR is used to buffer writes for multiple clients. As the capacity of PMR is limited (e.g., only 8 MB in DapuStor Haishen5 [12]), we need to design a PMR management mechanism to reduce write contentions between multiple clients and batch-write data to the SSD efficiently, ensuring high PMR utilization efficiency.

RDMA-based locks are much slower than memory atomic operations [24]. Thus, we need to use a private PMR region for each client to reduce coordination costs. When the private PMR region becomes full, we must flush all its data to



Fig. 4. PMR management scheme in PMRAccess. (a) Chunk-based PMR management. (b) Structure of a writing chunk.

SSD and reclaim it, blocking the client until it vacuums 413 its PMR region and incurring high tail latency. Besides, a 414 large private PMR region will limit the maximum number of 415 connected clients, and a small private PMR region will limit 416 the throughput of clients. To avoid this problem, we propose a 417 chunk-based PMR management for multiple clients, as shown 418 in Fig. 4(a). We divide the PMR space into identical small 419 chunks. Initially, all chunks are empty chunks. When a new 420 client connects to the server, it allocates an empty chunk  $(\mathbf{0})_{421}$ as a writing chunk. Then, it sends data write requests to this 422 chunk and preserves durability by it. The client maintains the 423 usage of a writing chunk until it contains no more space. 424 Then, the client sends a CHUNKALLOC request to the server 425 to transfer ownership of its writing chunk to the server. The 426 server adds the old chunk into a queue and allocates a new 427 empty one for the client (1). We store states of all chunks in 428 a concurrent bitmap [Meta in Fig. 4(a)], where 0 represents 429 an empty chunk, and 1 represents a writing chunk or a flush 430 chunk. 431

The server processes flushing chunks with a background 432 thread. A flushing chunk is first passed to the KVStore for 433 potential usage (some KVStores support writing in a batch, 434 and they can utilize the flushing chunk 2). Afterward, it is 435 added to an asynchronous I/O (AIO) Queue to persist to an 436 in-SSD log file (3). When a flushing chunk reaches SSD, the 437 server modifies its state back to an empty chunk  $(\mathbf{Q})$ , and then  $_{438}$ it can be allocated again. As we persist chunk to SSD in a 439 background manner, the long persisting latency is hidden from 440 clients. When all empty chunks are used up, clients with no 441 available PMR chunks will wait for the server to release new 442 empty chunks (line 17 in Algorithm 2). In such situations, 443 the throughput of PMRAccess will be limited by the SSD 444 write bandwidth. This behavior is common in many existing 445 systems, such as RocksDB, which also uses rate-limit and 446 write-stall policies to postpone the client's requests. 447

while server\_flag == 0 do

req = parse(pmrchunk);

case GET do

case PUT do

rdma\_poll\_complete();

1 **Function** *ProcessRequest(db)*: while True do

server\_flag = 0;

switch req.op do

end

end

end

end

end

end

2

3 4

5

6

7

8

9

10 11

12

13 14

15

16 17

18

19

20 21

22

23

24

Algorithm 2: Operations for Server (Serve One Client)

nop;// wait for client

res = db.get(req.key);

case CHUNKALLOC do

res = pmrchunk;

rdma\_post\_write(res, res.len, &client\_buf); rdma\_post\_write\_signaled(1, 1, & client\_flag);

// wait for write completion

*res* = db.put(*req*.key, *req*.val);

add req.key to flushing AIO queue;

pmrchunk = find an empty chunk;

Algorithm 1: Operations for Client		
1 F	unction <i>GET</i> ( <i>key</i> ):	
2	req.op = GET; req.key = key; req.val = NULL;	
3	res = SendReq(req, pmrchunk + off);	
4	return res;	
5 Function <i>PUT(key, val)</i> :		
6	req.op = PUT; req.key = key; req.val = val;	
7	res = SendReq(req, pmrchunk + off);	
8	off = off + 8 + key.size + val.size;	
9	return;	
10 F	unction CHUNKALLOC():	
11	req.op = CHUNKALLOC;	
12	req.key = pmrchunk; req.val = NULL;	
13	pmrchunk = SendReq(req, pmrchunk + off);	
14	off = 0;	
15	return pmrchunk;	
16 F	unction SendReq(req, pmr_addr):	
17	rdma_post_write(req, req.len, pmr_addr);	
18	rdma_post_write_signaled(1, 1, & server_flag);	
	<pre>// wait for write completion</pre>	
19	rdma_poll_complete();	
20	while $client_flag == 0$ do	
21	nop;// wait for server	
22	end	
23	$client_flag = 0;$	
24	return parse(client_buf);	

448	We depict the structure of a writing chunk in Fig. 4(b).
449	The write requests in a writing chunk are represented as an
450	entry. Each entry comprises a 1-byte operation field, a 3-byte
451	key-length field, a 4-byte value-length field, and a variable-
452	length byte sequence containing the key-value pair. The last
453	valid write request in a writing chunk has a NUL terminator
454	character followed, which separates the entry area and empty
455	area for the server upon recovery. For all write operations, the
456	client will append the request with a terminator right at the
457	position to override the last terminator. For nonwrite requests,
458	the client will not proceed to the entry area to reuse it later.

## 459 D. Operations

PMRAccess provides basic database access operations 460 (PUT/GET/UPDATE/DELETE) for clients to access server-461 side KVStore (Algorithm 1). When a client connects to 462 463 the server, the server spawns a new thread to serve this client exclusively. This thread runs the ProcessRequest 464 465 function as listed in Algorithm 2. ProcessRequest is 466 a dead loop that processes new requests iteratively. Basic 467 KVStore operations invoke interfaces provided by the back-<sup>468</sup> end KVStore. Clients send operations to the server by RDMA 469 Write-based messaging mode in Section IV-B. For write 470 requests, PMRAccess requires no durability assurance from 471 the KVStore itself, as write requests are either stored in 472 PMR chunks or flushed to the in-SSD log file. Therefore, the 473 KVStore is unnecessary to persist log entries or data writes to 474 SSD immediately.

PMRAccess also provides a CHUNKALLOC operation to 475 476 allocate a free chunk from the PMR address space. Before a 477 client can send basic operations to the server, it should check 478 whether the client owns a writing chunk with enough free 479 space. If not, it sends a CHUNKALLOC request to the server.

The old writing chunk address is embedded in the request. 480 The corresponding serving thread on the server processes this 481 request according to Algorithm 2. It works as follows: 1) pass 482 the old chunk to the back-end KVStore for potential usage; 483 2) add the old chunk to the AIO queue; and 3) allocate a new 484 chunk by changing its state in the Meta array from 0 to 1. 485

#### E. Recovery

Because only server-side threads can modify the Meta 487 bitmap, and these writes are all atomic, writes to PMR are 488 failure-atomic. In addition, we leverage *dma-buf* framework 489 to handle the coherent issue of CPU accessing PMR with 490 RDMA NIC, which guarantees that local writes reach PMR 491 space before RDMA NIC accesses it. Writing chunks are only 492 modified by RDMA Write verbs, where data goes from RDMA 493 NIC to PMR directly. The semantic of RDMA Write verb 494 guarantees that when the terminator character reaches PMR, 495 the data requests are valid. 496

When encountering power loss or system crash, we need 497 to recover the PMR area. It proceeds as follows: 1) scan the 498 Meta bitmap to gather all writing chunks and flushing chunks; 499 2) write each flushing chunk to the in-SSD log file and clear 500 their Meta state; 3) scan each writing chunk to locate the first 501 terminator, write all valid data requests to the log file, and clear 502 their bits; and 4) replay the log to the KVStore. To reduce the 503 log file size, we checkpoint the KVStore and then reclaim the 504 in-SSD log file. Note that the log file in PMRAccess differs 505 from the internal WAL of the KVStore. If we use PMRAccess 506 on a persistent KVStore, it may contain such a WAL file 507 that persists logs periodically, but when serving a purely in- 508 memory KVStore, the log file in PMRAccess is all we have 509 for durability.

## V. PERFORMANCE EVALUATION

<sup>512</sup> In this section, we conduct experiments to answer the <sup>513</sup> following questions about our design.

- How does PMRDirect perform when compared with other remote data-persisting paths? Does PMRDirect compare against PMEMDirect? The results are reported in Section V-B.
- 2) Can PMRAccess reduce the write latency of remote
   writes on KVStores? Can PMRAccess work efficiently
   on both in-memory KVStores and in-storage KVStores
   while providing data durability? Can PMRAccess help
   reduce the tail latency? The results are reported in
   Section V-C.
- 3) Can PMRAccess still work well in a system-to-system comparison? For example, can a PMRAccess-enabled KVStore outperform the well-known Redis? The results are shown in Section V-D.
- 4) Does the RDMA Write-based messaging mode outperform the classical RDMA Send-based messaging in terms of average latency and write bandwidth? The results are shown in Section V-E.
- 532 5) Can PMRAccess fully exploit the PMR capacity, and 533 how does it impact the overall bandwidth? The results 534 are shown in Section V-F.

## 535 A. Settings

511

We conduct all experiments on two physical machines: one node serves as the storage server node, and the other is the client node. Each node has two Intel Xeon Gold 6240 CPUs. Each CPU has 18 cores and a shared 24-MB L3 Cache. There are 32-kB L1I cache, a 32-kB L1D cache, and a 1-MB L2 cache per core. For networking, each node is equipped with a single-port 100 GbE Mellanox MCX515A-CCAT RDMA NIC to connect the server and client node back to back. The server and also has four 128-GB Optane PMEM DIMMs on each socket and one 3.20-TB DapuStor NVMe SSD [12] with an 546 8-MB on-chip PMR region.

Each node is running Linux with a 5.14.0 kernel. The Optane PMEM modules are configured into the app-direct mode and exposed as particular Device DAX (devdax) character devices. The DapuStor NVMe SSD is exposed to the users as an NVMe block device, and we install the ext4 filesystem on it. For accessing PMEM from remote RDMA NICs, we map the devdax devices into virtual memory and descriptor through ioctl to the NVMe device. We map the file descriptor into virtual memory using mmap to support local accesses. For RDMA writes to PMR, we register PMR memory by the ibv\_reg\_dmabuf\_mr interface and then issue RDMA verbs.

#### 560 B. Performance of PMRDirect

This experiment aims to demonstrate the performance upper bound of our PMRDirect data path. We compare four remote data-persisting paths as elaborated in Section III-B. As we need not manipulate data, we reuse target address space as we care more about the latency and bandwidth metrics.

Fig. 5(a) shows the client-side request latency. Under small 566 requests, PMRDirect and PMEMDirect exhibit similar write 567 latency, which is 1.63  $\mu$ s per 64-byte request. PMRSync shows 568 56% more write latency than PMRDirect because it needs to 569 persist data from host memory to PMR, twice as much as 570 PCIe transactions as in PMRDirect. SSDSync exhibits 16- $\mu$ s 571 write latency to persist data into SSD,  $10 \times$  that of PMRDirect. 572 As the request size increases, PMRDirect achieves the lowest 573 write latency. As the write request size increases 64 times, the 574 write latency only increases for 94%, which is 3.1 µs at a 575 4-kB write request. PMRSync shows roughly 1  $\mu$ s more write 576 latency than PMRDirect. The latency of PMEMDirect starts 577 rising after 256 B. As the write requests increase to 4 kB, it 578 needs 13  $\mu$ s to directly finish a write request from RDMA 579 to PMEM. The write latency does not increase because write 580 requests to NVMe SSD are amplified to 4 kB due to filesystem 581 block size. 582

We measure the maximum write bandwidth Of 583 four competitors under 64 B, 256 B, 1 kB, and 4 584 kB report results in Fig. 5(b). In practice, it needs 585 32/16/12/32 clients to saturate the max write bandwidth for 586 PMRDirect/PMEMDirect/SSDSync/PMRSync, respectively. 587 PMRDirect achieves the highest write bandwidth under 588 different request sizes. As the request size increases to 256 B, 589 the maximum write bandwidth increases by 2.7×. The value 590 reaches 2.6 GB for requests larger than 1 kB. Following 591 PMRDirect, PMRSync exhibits a 33% lower write bandwidth 592 than PMRDirect as a penalty for copying data up and down 593 in terms of PCIe transactions. The max write bandwidth 594 in PMEMDirect is only half of PMRDirect because of the 595 low write bandwidth of commodity Optane PMEM. While 596 for SSDSync, its max write bandwidth increases linearly 597 as the request size. It exhibits 30-MB write bandwidth at 598 64-B write requests. This bandwidth reaches 1.2 GB at 4 kB 599 requests, which is almost the peak write bandwidth of our 600 NVMe SSD. 601

PMRDirect is a direct data path from RDMA NIC to 602 PMR and will not occupy the memory bus. Therefore, it 603 cannot be affected by other processes that occupy the memory 604 bus bandwidth. To verify that, we measure the max write 605 bandwidth of four data paths in the shadow of a bandwidth- 606 stealing process that occupies server-side memory bandwidth 607 (16 threads do random writes concurrently). We report the 608 bandwidth loss compared with Fig. 5(b) in (c). It reveals 609 that remote data-persisting paths, except PMRDirect, are 610 more or less affected by the bandwidth-stealing process. The 611 max write bandwidth of PMEMDirect/SSDSync/PMRSync 612 drops by 23%/3%/13%, respectively. Fig. 5(c) shows that 613 PMRDirect occupies no memory bandwidth and can scale the 614 overall bandwidth linearly with more PMR-enabled NVMe 615 SSDs. 616

## C. Performance of PMRAccess

PMRAccess is a KVStore accessing stack that provides 618 low latency and data durability for accessing any existing 619 KVStores from distributed clients. We use PMRAccess to 620 provide primary accesses for two types of KVStores, including 621



Fig. 5. Performance comparison between PMRDirect and three remote data-persisting paths: SSDSync, PMRSync, and PMEMDirect. (a) Average latency. (b) Max bandwidth. (c) Bandwidth loss.

<sup>622</sup> LibCuckoo and LevelDB. We aim to demonstrate that our <sup>623</sup> PMRDirect data path is effective in optimizing KVStores.

*Competitors:* We compare the following KVStore accessing stacks, including SyncAccess, GroupAccess, PMEMAccess, and PMRAccess, all providing data durability for each write request. Though they differ in how to guarantee durability when sending write requests, these accessing stacks adopt identical messaging modes and provide identical functionalities for accessing KVStores. In a word, the comparison is fair in terms of network latency.

1) *PMRAccess:* Using RDMA Write-based messaging
 mode and PMRDirect data path, clients send write
 requests to the server while preserving WAL durability
 by PMR. WAL records in PMR are persisted to SSD at
 the unit of a Chunk.

2) SyncAccess: Using RDMA Write-based messaging
 mode and SSDSync data path, clients send write requests
 to the server while preserving WAL durability by persist ing data to SSD before acknowledging clients (adopted
 by Redis [8]).

GroupAccess: WAL records from different clients are
grouped and persist to SSD in a batch as in LevelDB.
GroupAccess can reduce write amplification under
multiple-client scenarios (adopted by LevelDB [25]).

4) *PMEMAccess:* Using RDMA Write-based messaging
mode and PMEMDirect data path, clients send write
requests to the server while preserving WAL durability
by PMEM (adopted by FlatStore [5]).

Back-End KVStores: We compare these four accessing 650 stacks under two types of KVStores: 1) LibCuckoo and 651 2) LevelDB. It includes both in-memory KVStore and in-652 storage KVStore to make the comparison diverse. LibCuckoo<sup>2</sup> 653 654 is a high-performance, concurrent hash table. LibCuckoo 655 stores key–value pairs in memory and guarantees no durability. 656 LevelDB<sup>3</sup> is a fast key–value storage library written at Google 657 that provides an ordered mapping from string keys to string values. It stores primary data in storage devices and guarantees 658 659 durability through log files. LevelDB can control the durability of each write operation by setting its write option to persist 660 WAL record. However, the performance is poor when а 661 662 providing data durability for each write.

<sup>663</sup> *Workloads:* Because PMRAccess focuses on write oper-<sup>664</sup> ations, we choose the Load Only, YCSB-A, and YCSB-B

---- SyncAccess ---- GroupAccess ---- PMEMAccess



Fig. 6. Throughputs of different accessing stacks on LibCuckoo. (a) Load only. (b) YCSB-A. (c) YCSB-B.

query workload, which stands for write-intensive, read–write balanced, and read-intensive workloads. Key–value pairs are 64-byte, composed of 16-byte string key and 48-byte value. For larger value sizes, readers can refer to Section V-D for detailed comparison under various value sizes. We populate each KVStore with 128M key–value pairs. Then, we measure the overall throughput and latency for each workload. 671

- 1) *Load Only:* This workload consists of 100% PUT 672 operations with randomized new keys. 673
- YCSB-A: This workload consists of 50% GET operations 674 and 50% UPDATE operations. All keys follow the 675 Zipfian distribution. The skewness value of Zipfian 676 is 0.9. 677
- 3) YCSB-B: This workload consists of 95% GET operations and 5% UPDATE operations. Similarly, all keys 679 followed the Zipfian distribution.

Performance on LibCuckoo: This experiment evaluates 681 PMRAccess in LibCuckoo, a purely in-memory Data Store 662 that supports no durability. All accesses to KVStore come to 683 memory, but WAL records for each write request are persisted 684 by each accessing stacks with their strategies. 685

The throughputs of different accessing stacks on LibCuckoo <sup>686</sup> are shown in Fig. 6. We report the Load Only result in <sup>687</sup> Fig. 6(a). Under a single client, PMEMAccess outperforms <sup>688</sup> PMRAccess by 34%. As we increase the client number, <sup>689</sup> PMRAccess outperforms PMEMAccess and reaches 1.059 <sup>690</sup> Mops/s,  $2.3 \times /14 \times /27 \times$  that of PMEMAccess, SyncAccess, <sup>691</sup> and GroupAccess. Under the YCSB-A workload, the through-<sup>692</sup> puts are higher than the load-only workload. Under 32 clients, <sup>693</sup> PMRAccess, and GroupAccess. Under YCSB-B workloads, <sup>695</sup> the gap between different competitors starts to narrow down. <sup>696</sup>

<sup>&</sup>lt;sup>2</sup>LibCuckoo: https://github.com/efficient/libcuckoo

<sup>&</sup>lt;sup>3</sup>LevelDB: https://github.com/google/leveldb



Fig. 7. Tail latency of different accessing stacks on LibCuckoo. (a) One client. (b) Eight clients. (c) Sixteen clients.



Fig. 8. Throughput of different accessing stacks on LevelDB. (a) Load only. (b) YCSB-A. (c) YCSB-B.

<sup>697</sup> Both PMEMAccess and SyncAccess suffer from multiple-<sup>698</sup> client contention on hardware resources. Under 32 clients, <sup>699</sup> PMRAccess achieves  $5.9 \times / 6.5 \times / 3.8 \times$  total throughput of <sup>700</sup> PMEMAccess, SyncAccess, and GroupAccess, respectively.

The tail latency of PUT operations with different accessing 701 702 stacks on LibCuckoo is in Fig. 7. We report the tail latency 703 of four accessing stacks under 1 client [Fig. 7(a)], 8 clients 704 [Fig. 7(b)], and 16 clients [Fig. 7(c)]. PMRAccess maintains 705 the best Min latency, 50%, 90%, and 99% tail latency. Under one client, PMRAccess reduces latency to 3  $\mu$ s, followed by 706 707 PMEMAccess, which is 4  $\mu$ s. Meanwhile, the PUT latency of SyncAccess is roughly 16 and 80  $\mu$ s for GroupAccess. 708 PMEMAccess maintains the best 99.9% tail latency at about 709 136 us, which is 80% less than PMRAccess, by storing all 710 WAL records in PMEM. As we increase the client number, 711 712 PMRAccess maintains its advantage at 99% tail latency. Under 16 clients, the 50% latency of PMRDirect is only 8%, 0.7%, 713 714 and 1.6% of PMEMAccess, SyncAccess, and GroupAccess, 715 respectively.

Performance on LevelDB: To evaluate PMRAccess in LevelDB, we choose the following system configurations. Revealed to the following system configurations. Revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to make the revealed to the following system configurations to the revealed to the following system configurati

The throughputs of different accessing stacks on LevelDB r27 are shown in Fig. 8. The overall throughput of accessing r28 LevelDB is far less than that of LibCuckoo, as most of r29 LevelDB's data resides in SSD. In the *Load Only* workload,



SyncAccess — GroupAccess — PMEMAccess — PMRAccess

Fig. 9. Tail latency of different accessing stacks on LevelDB. (a) One client. (b) Eight clients. (c) Sixteen clients.

PMRAccess achieves the highest throughput, which is 120  $_{730}$  Kops/s under one client. When we increase the client num-  $_{731}$  ber, PMRDirect's throughput increases to 430 Kops/s. The  $_{732}$  peak throughput of PMRAccess is  $2.68 \times / 7.1 \times / 7.8 \times$  that of  $_{733}$  PMEMAccess, SyncAccess, and GroupAccess, respectively.  $_{734}$ 

The tail latency of PUT operations with different accessing 735 stacks on LevelDB is shown in Fig. 9. Similar to the tail- 736 latency results on LibCuckoo, PMRAccess is the best among 737 all competitors in terms of the Min, 50%, 90%, and 99% tail 738 latency. Specifically, under one client, the 50% tail latency 739 of PMRAccess is 2.5  $\mu$ s, which is only 45%/3.8%/1.7% of 740 PMEMAccess, SyncAccess, and GroupAccess, respectively. 741 In addition, PMRAccess keeps the 90% latency less than 742 3  $\mu$ s and 99% latency less than 6  $\mu$ s, which is 36× faster 743 than SyncAccess and even  $0.5 \times$  faster than PMEMAccess. 744 When we increase the client number to 16, PMRAccess's 745 write latency increases slightly within 1  $\mu$ s, which proves that 746 PMRAccess has good performance isolation between multiple 747 clients. SyncAccess and GroupAccess are bad in LevelDB as 748 they waste CPU resources and SSD bandwidth on persisting 749 WAL. 750

To sum up, PMRAccess provides extremely low write 751 latency to 3  $\mu$ s per remote write request, which is up to 752 36× better than SyncAccess/GroupAccess and 4× better than 753 PMEMAccess. It can also maintain the best 50%, 90%, 754 and 99% tail latency for both LibCuckoo and LevelDB. 755 Regarding the throughput, PMRAccess achieves a high 756 1-Mops/s throughput on LibCuckoo and 430-Kops/s throughput on LevelDB and guarantees each remote write-request 758 is durable. It achieves up to 18× higher throughput than 759 SyncAccess/GroupAccess and a 1.5× higher throughput than 760 PMEMAccess. Moreover, PMRAccess is also advantageous 761 for performance isolation between clients and can keep high 762

## D. System-to-System Comparison

Further, we conduct a system-to-system comparison to 765 demonstrate the advantage of our proposal. We integrate 766 PMRAccess into LibCuckoo and compare it with Redis [8] 767 with two durability levels, including Redis-Strong and Redis-Everysec. Redis-Strong represents Redis with a durability 769 guarantee for each write request; Redis-Everysec represents 770 Redis with a durability guarantee for every second. We allocate 771 identical hardware resources for each system, such as thread number and NIC resources. 773



Fig. 10. Throughput and latency comparison between our system (LibCuckoo-PMRAccess) and Redis under different clients. (a) PUT. (b) GET. (c) One client. (d) Sixteen clients.

--- Redis-Strong --- Redis-Everysec --- LibCuckoo-PMRAccess



Fig. 11. Throughput and latency comparison between our system (LibCuckoo-PMRAccess) and Redis with different request sizes. (a) PUT IOPS. (b) 50% tail latency. (c) 90% tail latency. (d) AVG latency.

Fig. 10 shows the throughput and latency of three persis-774 tent KVStores under multiple clients. As Fig. 10(a) shows, 775 under the PUT workload, LibCuckoo-PMRAccess achieves 776 777 a  $13.9 \times$  higher throughput than Redis-Strong and a  $7.2 \times$ 778 higher throughput than Redis-Everysec with 32 clients. For the 779 GET workload, LibCuckoo-PMRAccess achieves 7 Mops/s,  $_{780}$  about 38× higher than Redis-Strong/Redis-Everysec. The tail <sup>781</sup> latency of LibCuckoo-PMRAccess is reported in Fig. 10(c) 782 and (d). LibCuckoo-PMRAccess achieves the best Min latency 783 and the 50%/90%/99% tail latency. Specifically, the 90% tail 784 latency of LibCuckoo-PMRAccess is 2.3%/7.7% of Redis-Strong/Redis-Everysec. LibCuckoo-PMRAccess exhibits 3-µs 785 90% tail latency, almost as fast as one RDMA Write verb. 786 787 LibCuckoo-PMRAccess's 99.9% tail latency is worse than Redis-Everysec as it puts more pressure on SSDs. 788

Fig. 11 shows the throughput and latency of three persistent 789 VStore under request size varied from 64 B to 4 kB. At Κ 790 small request size, LibCuckoo-PMRAccess is 15× better 791 а <sup>792</sup> than Redis. As the request size increases to 1 kB, the PUT <sup>793</sup> throughput of LibCuckoo-PMRAccess is  $2.89 \times$  and  $6.06 \times$ Redis-Everysec and Redis-Strong throughput. Under 4 794 795 kB requests, LibCuckoo-PMRAccess's PUT throughput is  $4.5 \times$  and  $8.8 \times$  that of Redis-Everysec and Redis-Strong. 796 797 For Tail latency, LibCuckoo-PMRAccess maintains lower than 798 3.8- $\mu$ s 50% latency and 4.3- $\mu$ s 90% tail latency, which is 799 48× lower than that of Redis-Strong and 9× lower than 800 that of Redis-Everysec. In addition, LibCuckoo-PMRAccess's 801 50%/90% tail latency increases slightly with the request size,

and the 50% tail latency of Redis-Strong increases from 127 to 234  $\mu$ s. Fig. 11(d) reports the average latency of the three KVStores. The average latency of Redis-Strong is 3.36× and 804 12.8× higher than that of Redis-Everysec and LibCuckoo- 805 PMRAccess under small request sizes. 806

In summary, the PMRAccess-enabled KVStore, LibCuckoo-PMRAccess, achieves up to 13× higher throughputs and 40× lower 50%/90% tail latency than Redis under small request sizes. Although the throughput improvement of LibCuckoo-PMRAccess decreases with the increase of the request size, LibCuckoo-PMRAccess still outperforms Redis.

## E. Benefits of the RDMA Write-Based Messaging Mode

In this experiment, we compare our RDMA Write-based <sup>814</sup> client/server messaging mode with the RDMA Send-based <sup>815</sup> messaging mode to demonstrate its efficiency in reducing the <sup>816</sup> request latency for remote clients. <sup>817</sup>

813

Our RDMA Write-based messaging mode reduces the average latency of client/server requests to 2.1–3.5  $\mu$ s, which is only 26% of the latency observed with the RDMA Send-based messaging mode. Additionally, it can improve the multiclient write bandwidth by at least 3.1×. As the size of the write request increases, our RDMA Write-based messaging can maintain low request latency under 3.6  $\mu$ s and achieve up to 9-GB/s write bandwidth. Given that one RDMA *Send* verb takes about 4  $\mu$ s and one RDMA *Write* verb takes about 2  $\mu$ s, the results suggest that our messaging mode can reduce both 827



Fig. 12. Performance of different messaging modes: (a) average write latency and (b) total write bandwidth.



Fig. 13. Average PMR utilization ratio of PMRAccess under different configurations (darker colors mean higher utilization ratios).

<sup>828</sup> the number of network round trips and the latency of each <sup>829</sup> round trip between the clients and the server.

## 830 F. PMR Utilization and Write Bandwidth

To uncover the PMR utilization of PMRAccess, we measure the real-time utilization ratio of PMR chunks under writeintensive workloads. We use LibCuckoo as the back-end KVStore engine and report the PMR utilization on the server side and the total write bandwidth on the client side. We evaluated various configurations, including the number of parallel clients and key–value request size, with the number of clients ranging from 1 to 64 and the request size ranging from 64 B to 1 kB.

Fig. 13 shows the average PMR utilization ratio under 840 different configurations. With a small request size and a 841 842 low number of clients, the PMR utilization ratio remains 843 below 10%. As the number of clients increases to 64, the 844 PMR utilization rises to between 50% and 80%, even with small request size. When the number of clients exceeds 845 a 846 24, and the request size is larger than 512 B, the real-847 time PMR utilization ratio reaches 100% most of the time. 848 Fig. 14 shows the write bandwidth of all clients under various 849 configurations. The write bandwidth increases accordingly as <sup>850</sup> the client number and request size grow to a certain extent. However, once the average PMR utilization reaches about 851 852 80%, the write bandwidth either plateaus or slightly decreases. To sum up, large write requests or excessive parallel clients 854 tend to exhaust the PMR and eventually bottleneck the overall 855 bandwidth.



Fig. 14. Total write bandwidth of PMRAccess under different configurations (darker colors mean higher write bandwidths).

## VI. RELATED WORK

Traditional KVStores, such as Memcached, Redis [8], and <sup>857</sup> Cassandra, are extensively used by commercial companies. <sup>858</sup> With TCP/IP-based networking stacks and HDD/SSDs as <sup>859</sup> storage devices, the write latency to KVStores for remote <sup>860</sup> clients is usually hundreds of microseconds. <sup>861</sup>

As the development of high RDMA NICs, many pioneers <sup>862</sup> exploit the potential of reducing the networking latency <sup>863</sup> in KVStores [3], [9] and transaction execution [22], [26]. <sup>864</sup> However, RDMA supports accessing memory only; therefore, <sup>865</sup> those RDMA-based KVStores store all data in DRAM and <sup>866</sup> ignore data durability. Besides, the advent of PMEM brings <sup>867</sup> new strategies for the durability of KVStores. Recently, <sup>868</sup> and PMEM-based KVStore [4], [5]. Most of them exploit the <sup>870</sup> characteristics of commodity PMEM, such as low latency and <sup>871</sup> high bandwidth, to achieve high performance while ensuring <sup>872</sup> data durability. Unfortunately, PMEM is too expensive compared to SSDs, and the Optane production line is closed. <sup>874</sup>

So far, few studies have used PMR to improve storage and <sup>875</sup> file systems. SineKV [13] first used PMR in KVStores to <sup>876</sup> boost the durability of local WAL entries. Horae [14] used <sup>877</sup> PMR to reduce the write order constraints of traditional file <sup>878</sup> systems. X-SSD [16] proposed to use PMR for SSDs and <sup>879</sup> integrated the database logging replication service into SSDs <sup>880</sup> by Nontransparent Bridging networking. Unlike all the above <sup>881</sup> techniques, our proposal opens up a new path that enables <sup>882</sup> remote clients to write data to NVMe PMR directly, ensuring <sup>883</sup>  $\mu$ s-level low latency while preserving data durability with low <sup>884</sup> storage cost. <sup>885</sup>

## VII. CONCLUSION

In this article, we proposed to use NVMe PMR to build <sup>887</sup> a new data-persisting path called PMRDirect to enable lowlatency data writes from distributed clients. Further, we <sup>889</sup> designed an accessing stack called PMRAccess for KVStores <sup>890</sup> to reduce the latency of remote data writes. The experiments on real RDMA NICs and a PMR-enabled NVMe SSD <sup>892</sup> showed that PMRDirect achieved the lowest write latency and <sup>893</sup> the highest write bandwidth. Moreover, when evaluated on <sup>894</sup> LevelDB, PMRAccess outperforms the SSD-based accessing <sup>895</sup> stack by up to  $6.1 \times$  in write throughput and  $36 \times$  in write <sup>896</sup> latency. <sup>897</sup>

#### REFERENCES

- 899 [1] A. Dragojevic, D. Narayanan, M. Castro, and O. Hodson, "FaRM: Fast remote memory," in Proc. 11th USENIX Symp. Netw. Syst. Design 900 Implement. (NSDI), 2014, pp. 401-414. 901
- 902 [2] B. Li et al., "KV-direct: High-performance in-memory key-value store with programmable NIC," in Proc. 26th SOSP, 2017, pp. 137-152. 903
- [3] H. Lim, D. Han, D. G. Andersen, and M. Kaminsky, "MICA: A holistic 904 approach to fast in-memory key-value storage," in Proc. 11th USENIX 905 Symp. Netw. Syst. Design Implement. (NSDI), 2014, pp. 429-444. 906
- L. Vogel, A. van Renen, S. Imamura, J. Giceva, T. Neumann, and 907 [4] A. Kemper, "Plush: A write-optimized persistent log-structured hash-908 table," Proc. VLDB Endowment, vol. 15, no. 11, pp. 2895-2907, 2022. 909
- [5] Y. Chen, Y. Lu, F. Yang, Q. Wang, Y. Wang, and J. Shu, "FlatStore: 910 An efficient log-structured key-value storage engine for persistent 911 memory," in Proc. 25th Int. Conf. ASPLOS, 2020, pp. 1077-1091. 912
- [6] T. Li, D. Shankar, S. Gugnani, and X. Lu, "RDMP-KV: Designing 913 remote direct memory persistence based key-value stores with 914 PMEM," in Proc. Int. Conf. High Perform. Comput., Netw., Storage 915 Anal., 2020, pp. 1-14. 916
- K. Huang, D. Imai, T. Wang, and D. Xie, "SSDs striking back: The 917 [7] storage jungle and its implications to persistent indexes," in Proc. CIDR, 918 2022, pp. 9–12. "Redis." 2023. [Online]. Available: https://redis.io/ 919
- [8] 920
- [9] C. Mitchell, Y. Geng, and J. Li, "Using one-sided RDMA reads to build 921 a fast, CPU-efficient key-value store," in Proc. USENIX ATC, 2013, 922 pp. 103-114. 923
- "Persistent memory region." NVMe. 2023. [Online]. Available: https:// 924 [10] nvmexpress.org/specification/nvm-express-base-specification/ 925
- "Starblaze OC SSD." Starblaze. 2023. [Online]. Available: https://www. 926 [11] starblaze-tech.com/en/lists/content/id/137.html 927
- 928 [12] (DapuStor Corp., Shenzhen, China). Dapustor Haishen5 PCIe Gen5 Enterprise SSDs. (2023). [Online]. Available: https://www. 929
- storagereview.com/news/dapustor-haishen5-pcie-gen5-enterprise-ssds-930 931 announced
- 932 [13] F. Li, Y. Lu, Z. Yang, and J. Shu, "SineKV: Decoupled secondary
- indexing for LSM-based key-value stores," in Proc. IEEE 40th ICDCS, 933 2020, pp. 1112-1122. 934
- 935 [14] X. Liao, Y. Lu, E. Xu, and J. Shu, "Write dependency disentanglement with HORAE," in Proc. 14th USENIX Symp. OSDI, 2020, pp. 549-565. 936

- [15] I. Zhang et al., "The Demikernel datapath OS architecture for 937 microsecond-scale datacenter systems," in Proc. ACM SOSP, 2021, 938 pp. 195-211. 939
- [16] S. Lee et al., "X-SSD: A storage system with native support for 940 database logging and replication," in Proc. Int. Conf. Manag. Data, 2022, 941 pp. 988-1002. 942
- X. Liao, Z. Yang, and J. Shu, "RIO: Order-preserving and CPU-efficient 943 [17] remote storage access," in Proc. 18th Eur. Conf. Comput. Syst. (EuroSys), 944 2023, pp. 703-717. 945
- [18] "Interfaces to access PMR through SPDK." SPDK. 2023. [Online]. 946 Available: https://spdk.io/doc/nvme\_8h.html 947
- "Buffer sharing and synchronization." Linux. 2023. [Online]. Available: [19] 948 https://docs.kernel.org/driver-api/dma-buf.html 949
- [20] X. Wei, X. Xie, R. Chen, H. Chen, and B. Zang, "Characterizing and 950 optimizing remote persistent memory with RDMA and NVM," in Proc. 951 USENIX ATC, 2021, pp. 523-536. 952
- [21] D. Ongaro and J. Ousterhout, "In search of an understandable consensus 953 algorithm," in Proc. USENIX ATC, 2014, pp. 305-319. 954
- [22] A. Kalia, M. Kaminsky, and D. G. Andersen, "FaSST: Fast, scal-955 able and simple distributed transactions with two-sided RDMA 956 datagram RPCs," in Proc. 12th USENIX Symp. OSDI, 2016, 957 pp. 185-201. 958
- M. Xiao, H. Wang, L. Geng, R. Lee, and X. Zhang, "Catfish: Adaptive 959 [23] RDMA-enabled R-tree for low latency and high throughput," in Proc. 960 IEEE 39th ICDCS, 2019, pp. 164-175. 961
- [24] Q. Wang, Y. Lu, and J. Shu, "Sherman: A write-optimized distributed 962 B+tree index on disaggregated memory," in Proc. SIGMOD, 2022, 963 pp. 1033-1048. 964
- [25] "LevelDB." 2023. [Online]. Available: https://github.com/google/leveldb 965
- A. Kalia, M. Kaminsky, and D. G. Andersen, "Design guidelines for 966 [26] high performance RDMA systems," in Proc. USENIX ATC, 2016, 967 pp. 437-450. 968
- [27] Y. Luo, P. Jin, Q. Zhang, and B. Cheng, "TLBtree: A read/write-969 optimized tree index for non-volatile memory," in Proc. IEEE 37th 970 ICDE, 2021, pp. 1889-1894. 971
- Y. Luo, P. Jin, Z. Zhang, J. Zhang, B. Cheng, and Q. Zhang, "Two 972 [28] birds with one stone: Boosting both search and write performance for 973 tree indices on persistent memory," ACM Trans. Embed. Comput. Syst., 974 vol. 20, no. 5s, pp. 1-25, 2021. 975