Search-in-Memory: Reliable, Versatile, and Efficient Data Matching in SSD's NAND Flash Memory Chip for Data Indexing Acceleration

Yun-Chih Chen[®], *Member, IEEE*, Yuan-Hao Chang[®], *Fellow, IEEE*, and Tei-Wei Kuo[®], *Fellow, IEEE*

Abstract-To index the increasing volume of data, modern 2 data indexes are typically stored on solid-state drives and cached 3 in DRAM. However, searching such an index has resulted in 4 significant I/O traffic due to limited access locality and inefficient 5 cache utilization. At the heart of index searching is the operation 6 of filtering through vast data spans to isolate a small, relevant 7 subset, which involves basic equality tests rather than the complex 8 arithmetic provided by modern CPUs. This article demonstrates 9 the feasibility of performing data filtering directly within a 10 NAND flash memory chip, transmitting only relevant search 11 results rather than complete pages. Instead of adding complex 12 circuits, we propose repurposing existing circuitry for efficient 13 and accurate bitwise parallel matching. We demonstrate how 14 different data structures can use our flexible SIMD command 15 interface to offload index searches. This strategy not only frees up 16 the CPU for more computationally demanding tasks, but it also 17 optimizes DRAM usage for write buffering, significantly lowering 18 energy consumption associated with I/O transmission between 19 the CPU and DRAM. Extensive testing across a wide range of 20 workloads reveals up to a 9× speedup in write-heavy workloads 21 and up to 45% energy savings due to reduced read and write 22 I/O. Furthermore, we achieve significant reductions in median 23 and tail read latencies of up to 89% and 85%, respectively.

Index Terms—Database systems, databases, flash memories, indexes systems, memory, systems.

26

I. INTRODUCTION

²⁷ C HALLENGES of Indexing Vast Amount of Data: Data ²⁸ C indexes, such as hash tables and trees, are fundamental ²⁹ for quickly retrieving relevant data from vast datasets. As the ³⁰ volume of data to be indexed explodes, the size of the index ³¹ is growing significantly large. In many user-facing databases

Manuscript received 5 August 2024; accepted 10 August 2024. This work was supported in part by the German Federal Ministry of Education and Research (BMBF) in the Course of the 6GEM Research Hub under Grant 16KISK038, and in part by the Deutsche Forschungsgemeinshaft (DFG), as part of the Project OneMemory under Grant 405422836. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Yun-Chih Chen.*)

Yun-Chih Chen is with the Department of Computer Science, Technische Universität Dortmund Fakultät für Informatik, 44227 Dortmund, Germany (e-mail: yunchih.chen@tu-dortmund.de).

Yuan-Hao Chang is with the Institute of Information Science, Academia Sinica, Taipei 115, Taiwan (e-mail: johnson@iis.sinica.edu.tw).

Tei-Wei Kuo is with the Delta Electronics, Department of Computer Science and Information Engineering, High Performance and Scientific Computing Center, and the Center of Data Intelligence: Technologies, Applications, and Systems, National Taiwan University, Taipei 10617, Taiwan (e-mail: ktw@csie.ntu.edu.tw).

Digital Object Identifier 10.1109/TCAD.2024.3443702

that execute complex queries, index size can even surpass 32 the data being indexed [1]. Given that accessing an index 33 invariably precedes any data retrieval, indexes are commonly 34 pinned in-memory to boost performance. With the introduction 35 of high-speed solid-state drives (SSDs), even systems sensitive 36 to latency-those interfacing directly with users-resort to 37 storing indexes on SSDs and loading them into DRAM on-38 demand. Upon loading an index block (for instance, a B-Tree's 39 leaf node or a hash table's bucket) into DRAM, a subsequent 40 scan through the memory page that contain arrays of candidate 41 entry is necessary to find the matching one. Such a parallel 42 equality test is often accelerated with SIMD instructions. 43

As I/O can easily become the bottleneck, compression and 44 data prefetching are common techniques employed to reduce 45 I/O and hide latency. However, in many workloads indexes 46 exhibit low compressibility, and decompression incurs over-47 head [1]. Moreover, prefetching can accelerate the replacement 48 of loaded index blocks. In large-scale data systems, where the 49 working set size far exceeds DRAM capacity and the accesses 50 scatter widely, index blocks can be repetitively loaded and 51 evicted from DRAM. Even if all index blocks fit entirely 52 in DRAM, they can still be evicted after context-switching 53 to other processes that might also allocate memory. Another 54 pressing issue is the management of index updates. These 55 updates not only require considerable buffering to mitigate the SSD's high write costs but also introduce multiple data 57 versions that compete for the limited DRAM cache space with 58 index reads, leading to increased I/O due to more frequent 59 read cache misses. 60

To solve the I/O bottleneck, one can either increase DRAM 61 capacity or I/O bandwidth. However, both approaches bring 62 substantial costs and power consumption. In environments 63 where cost efficiency is as crucial as performance, the focus 64 should not solely be on maximizing index retrieval's through-65 put but on enhancing the utility of the retrieved indexes. 66 Perhaps the best way is to fundamentally cut the amount of 67 indexes that need to be transferred from the storage system. 68

There have been numerous innovations in data structures ⁶⁹ aimed at optimizing data indexing and system-level optimizations, such as kernel bypassing, to maximize I/O bus ⁷¹ utilization. This article takes a different approach, focusing on ⁷² the core operation of data indexing: matching a query against ⁷³ a vast array of candidate entries. Within the constraints of ⁷⁴ today's von Neumann architecture, this equality test operation ⁷⁶ occurs in the CPU only after transferring all candidate entries ⁷⁶ from storage. Yet, this operation, predominantly data-bound, ⁷⁷

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

See https://www.ieee.org/publications/rights/index.html for more information.

⁷⁸ does not require the complex arithmetic or control flows mod⁷⁹ ern CPUs offer and could be executed by simpler hardware
⁸⁰ circuits.

This leads us to question whether equality tests could be integrated deeper into the storage system. While processing in memory (PiM) has been explored as a solution to the bottleneck between the CPU and DRAM, it does not address DRAM's capacity scaling challenges. Conversely, a NANDflash-memory-based solution offers higher energy efficiency and capacity. In this article, we explore this direction by introducing the search-in-memory (SiM) chip.

SiM is based on the architecture of existing triple-level cell (TLC) flash memory chip. Instead of introducing a fullfledged hardware-based indexing solution, we aim to minimize hardware changes and use software to decompose complex indexing operations into simple hardware instructions, similar to the design philosophy of RISC CPUs. We demonstrate how to minimally modify an existing flash memory chip to conduct equality tests directly in itself and send only the relevant results in response to a search request rather than the entire page to fundamentally reduce the I/O traffic.

⁹⁹ In our experiment, we also demonstrate the performance ¹⁰⁰ characteristics of index search under various workloads, query ¹⁰¹ distribution, and system constraints, as well as how SiM ¹⁰² can improve system efficiency by reducing I/O transmission ¹⁰³ and increasing cache utilization. We make the following ¹⁰⁴ contributions.

 We introduce the SiM chip, a standalone flash memory chip minimally adopted from existing chips to realize on-chip equality tests. SiM features a versatile SIMD interface with two primitives: a) search and b) gather command (Section III). This interface makes SiM adaptable for various data-bound operations, offering flexibility and applicability to different scenarios.

2) Maintaining data integrity is a significant challenge for
NAND-flash-based on-chip computing. To address this,
we propose the "Optimistic Error Correction," which
optimizes the common case of no errors in single-level
cell (SLC) pages, while providing a fallback solution for
rare corner cases (Section IV).

3) We introduce several system integrations, from general data structures like B+Tree, which is used in many systems, to supporting database analytical queries, to demonstrate SiM's generalizability and flexibility (Section V).

II. BACKGROUND AND MOTIVATIONS

123

124 A. SSD's Parallelism

As shown in Fig. 1, an SSD is made up of multiple flash memory chips that communicate with a central controller via high-speed data channels. A chip has several dies, each can simultaneously conduct memory operations. Modern SSDs' mipressive I/O bandwidth is the result of parallel operations across multiple chips (i.e., *interchip parallelism*) and the activation of multiple components within a single chip (i.e., *intrachip parallelism*). However, the degree of parallelism has a physical limit. Heat dissipation is becoming increasingly



Fig. 1. SSD architecture.



Fig. 2. Conceptual illustration of current consumption in a NAND flash chip.

difficult, even in data centers, as the density of modern flash ¹³⁴ memory chips increases. Too many parallel operations can ¹³⁵ result in electric currents that exceed the hardware power ¹³⁶ budget. ¹³⁷

138

B. Bus I/O Can Limit SSD's Parallelism

As shown in Fig. 2, a flash memory command consumes ¹³⁹ varying amount of current throughout various phases (I/O ¹⁴⁰ transfer phase, the read/program phase, and the status phase). ¹⁴¹ To simplify power management, many controllers represent ¹⁴² the peak current consumption of a command as its overall ¹⁴³ current usage [2], [3], [4]. This ensures that the total current ¹⁴⁴ consumption of the entire chip does not exceed the power ¹⁴⁵ budget when multiple commands are executed concurrently. ¹⁴⁶ On the other hand, if the aggregate peak currents is anticipated ¹⁴⁷ to exceed the power budget, the controller must restrain from ¹⁴⁸ dispatching further commands even if the target flash die ¹⁴⁹ is idle. Lowering the peak current of a flash command is ¹⁵⁰ therefore critical for ensuring efficient power allocation and ¹⁵¹ parallelism. ¹⁵²

As SSDs' capacity increases, more data must be moved in 153 and out, increasing the demand for higher I/O bandwidth [5]. 154 The increased bandwidth requirement is often fulfilled by 155 increasing the I/O clock rate, but such an approach can easily 156 make the I/O phase to become the phase in a flash command 157 that draws the peak current. For instance, transferring a 16-KiB 158 page at a clock frequency of 1.6 GHz can consume up to 50% 159 of a chip's maximum power budget [2].

Performance scaling through continually increasing the I/O ¹⁶¹ clock rate is not sustainable and there is a need to funda- ¹⁶² mentally reduce the bandwidth demand. In fact, as we will ¹⁶³



Fig. 3. Commercial SSD.



Fig. 4. SiM-enhanced SSD.

164 show in this article, a decrease in I/O bandwidth does not 165 always result in lower application performance. By filtering 166 out unnecessary data transfer at its source, it is possible to 167 operate I/O buses at a reduced clock rate while preserving the 168 application-perceivable throughput. This article aims to enable 169 such a filtering at low cost.

170 C. Capacity and Metadata Scaling Must Go Hand-in-Hand

Recently, improvements in 3D-NAND Flash memory techreceived and it possible to stack more than 300 layers of memory cells [5], each cell storing multiple bits. This increases reason and the scaling of metadata storage, the efficiency of retrieving the increased volume of data will be seriously compromised.

SSDs use SLC and TLC modes to encode data and metadata
differently in order to meet the specific needs of data and
metadata storage. The speed and durability of SLC mode—
which stores one bit per cell—make it the preferred method
for storing metadata. TLC mode—which stores three bits per
cell—is used for data storage because it has a higher storage
density.

Fig. 3 depicts the architecture of a typical commercial SSD. 185 186 A small section of the memory cell encoded in SLC is used to 187 store internal metadata or a write buffer, while the remaining 188 memory cell encoded in TLC is used to store user data. The 189 user data section can transition between SLC and TLC depends 190 on capacity usage. Data are stored in SLC if user utilizes 191 less than advertised capacity. As more capacity is used, the 192 SSD controller transparently converts the SLC-encoded data ¹⁹³ into TLC. However, such an implicit hybrid model does not guarantee that the user's metadata will be accessed optimally. 194 In this article, we propose allocating a portion of the user-195 visible capacity to store data indexes, as depicted in Fig. 4. We 196 ¹⁹⁷ implement the index storage with the SiM chip in SLC mode. ¹⁹⁸ Although our model has a lower total capacity than using TLC 199 mode for the entire user visible capacity, it provides better 200 metadata access performance and endurance.

201 D. Case for New Chip Optimized for Data Indexing

There must be a compelling case for designing a new hardware solution because it might bring a huge engineering cost. Data indexing is frequently the first step in querying targe data systems, such as file systems, databases, and search engines for narrowing down the search space. The process of ²⁰⁶ executing a key query on a typical database index is as follows. ²⁰⁷ First, an in-memory index structure is queried to locate the ²⁰⁸ leaf index pages. These leaf index pages can be, for example, ²⁰⁹ the leaf node of a B-Tree or a bucket in a hash table. Then, ²¹⁰ the leaf index page is searched to locate the corresponding ²¹¹ entry. These indexes are so large that they must be stored ²¹² on SSDs and loaded into host memory on demand before ²¹³ the CPU can search the query key in the array of candidate ²¹⁴ entries in the index pages. The search is usually performed ²¹⁵ using either SIMD or binary search. However, transferring a ²¹⁶ large number of index pages between SSD and host memory ²¹⁷ for matching is usually the performance bottleneck. It also ²¹⁸ consumes significant amount of I/O bandwidth and power. ²¹⁹

The I/O bottleneck in data indexing between the SSD ²²⁰ and host has led to the development of various near-storage ²²¹ processing solutions, which conduct data matching in the SSD ²²² controller's CPU [6], [7]. However, we argue that instead of ²²³ loading the vast amount of candidate entries into general-²²⁴ purpose processors to match with a small query key; we should ²²⁵ reverse the I/O direction by shipping the query key to where ²²⁶ the candidate entries are stored. Several PiM proposals have ²²⁷ used this approach [8], [9], [10]. However, many proposals ²²⁸ incorporate a processing element (PE) into the memory array ²²⁹ or a specialized pattern matching accelerator [11] in the ²³⁰ peripheral circuit, increasing design complexity and manufac-²³¹ turing costs. ²³²

This article demonstrates the feasibility of adapting the 233 existing design of NAND flash chips to enable on-chip index 234 search. We find that index searches can utilize the existing 235 logic gates within a flash memory chip's peripheral circuits, 236 reducing the need for substantial additional hardware invest- 237 ments. This approach repurposes hardware initially intended 238 for core data storage functionalities. For instance, the registers 239 and logic gates within each page buffer (PB), originally 240 designed for the encoding and decoding of multiple bits within 241 a memory cell, can be repurposed to execute bit-serial matches. 242 Similarly, the page-wide counter, initially devised for verifying 243 data programming, can be adapted for the aggregation of 244 match results. This strategic repurposing of existing circuits 245 introduces new indexing capabilities while maintaining the 246 original functionalities and without significantly affecting the 247 chip's area or power budget. 248

III. SEARCH-IN-MEMORY

249

We introduce the SiM chip, which integrates vectorized data ²⁵⁰ matching into NAND flash memory. This allows data-bound ²⁵¹ operations to be executed directly within the SSD, eliminating ²⁵² the need to transfer index pages to the CPU. Rather than ²⁵³ viewing index pages as opaque data, SiM treats the page ²⁵⁴ content as an array of fixed-width data. ²⁵⁵

SiM offers a generic SIMD interface, featuring two primary ²⁵⁶ commands: 1) *search* and 2) *gather*. The search command ²⁵⁷ compares an input key with the data array in the index page, ²⁵⁸ generating a matching bitmap. Subsequently, the gather ²⁵⁹ command uses this bitmap to extract specific data chunks ²⁶⁰ within an index page, bypassing nonmatching data. This ²⁶¹



Fig. 5. Page format and data encoding.

targeted approach reduces the bandwidth waste and excessiveenergy often linked with full page-sized I/O transfers.

264 A. SiM Page Format

As shown in Fig. 5, SiM recognizes a data page as an array 266 of 8-byte data slots, a format central to many index structures, 267 like the leaf node of a B+Tree or an external hash table's 268 bucket. Thus, a 4-KiB page corresponds to an array with 512 269 data slots.¹ When a search command is performed, the chip 270 matches the 8-byte query key with these slots, returning a 271 512-bit bitmap as the match result.

To reduce wiring overhead in the gather command implementation, we group every eight data slots into a *chunk*. This chunk serves as the minimal data transfer unit. Optionally, users can treat the first chunk as the page header, using to store metadata, a practice common in many B+Tree minimal data transfer unit.

278 B. SiM Command Format

SiM's search command consists of the target page address 279 280 and two 64-bit arguments: 1) a query key and 2) a mask. The mask facilitates the comparison of specific bit ranges, ignoring 281 282 other positions as "don't care." In SiM-indexed relational database tables, where each row corresponds to an 8-byte 283 284 key and data columns are encoded at specific bit ranges, 285 the mask aids in isolating a specific column for matching. ²⁸⁶ Fig. 5 demonstrates this by encoding rows into 8-byte data and 287 querying based on the gender value, while masking unrelated 288 columns. This command format flexibility enables SiM to ²⁸⁹ support diverse queries through the *BitWeaving* technique [12], 290 which is widely used in database systems to enable high parallelism. 291

SiM's gather command resembles the gather SIMD instruction for the CPU: it uses a 64-bit index bitmap to indicate the desired chunks within an index page to read for ead contains 64 chunks). Compared to transmitting the entire page, the gather command can significantly reduce the volume of I/O transmission.

298 C. Storage and Match Mode

SiM ensures compatibility with existing flash memory chips and preserves their high-density storage functionality by introducing minimal additional hardware. It operates in two modes: 1) *Match Mode* and 2) *Storage Mode*. A flash memory page can function in both modes, but their interpretations differ.

¹Throughout the rest of this article, we use 4 KiB as the logical page size.



Fig. 6. PB (extension to the existing structure marked in red).

In *Storage Mode*, the flash memory chip is solely responsible for storing data. It does not interpret the page content. This mode emphasizes high storage density and I/O bandwidth. ³⁰⁷ Consequently, it typically stores multiple bits per memory cell, and the I/O bus operates at a high clock rate. ³⁰⁹

In contrast, *Match Mode* prioritizes efficient data retrieval. It 310 stores only one bit per cell (SLC) to ensure data reliability, and 311 the I/O bus operates at a lower clock rate. This mode does not 312 compromise latency because on-chip matching significantly 313 reduces the amount of data transfer required. 314

SiM dynamically switches between the two modes based ³¹⁵ on operational requirements. It utilizes *Match Mode* for foreground indexing operations, taking advantage of its efficient ³¹⁷ data retrieval capabilities. On the other hand, it employs ³¹⁸ *Storage Mode* when writing new data and performing background maintenance, leveraging its high storage density and ³²⁰ I/O bandwidth. ³²¹

IV. IMPLEMENTATION

322

323

A. Extending Existing Circuit

Each NAND flash memory plane contains a set of PBs, each ³²⁴ associated with a memory bitline, for reading a page from ³²⁵ the memory array. Fig. 6 illustrates the typical structure of a ³²⁶ NAND flash memory PB, equipped with multiple data latches² ³²⁷ and an XOR gate. ³²⁸

SiM utilizes the XOR gate for bit matching, in conjunction ³²⁹ with the failed bit counting (FBC) circuitry.³ Query key is ³³⁰ loaded into Latch 4 and XORed with the memory content ³³¹ stored in Latch 2. The XOR result is stored in Latch 3, where ³³² a one-bit signifies a mismatch. SiM's core data unit, including ³³³ its query key size and mask size, is 8 bytes (or 64 bits) to align ³³⁴ with the FBC's PB group structure, where every 64 bitlines ³³⁵ form a match group. A nonzero count in a PB group indicates ³³⁶ a mismatch. Moreover, we add an OR gate to each PB. This ³³⁷ allows reading from Latch 2 either when FBC is activated ³³⁸ during data programming in *Storage Mode* or when the current ³³⁹ query's mask bitmap has an active bit in the respective bit ³⁴⁰

 $^{^{2}}A$ data latch stores a single bit. Encoding and decoding 3-bit storage require three latches and an XOR gate.

³SSDs store data by injecting electric charges into flash memory cells until they reach a predetermined charge level. After every program operation, the cell states are verified and recorded in Latch 3. A one-bit denotes a mismatch, releasing a small current. The FBC sums these currents, determining if the misprogrammed cells exceed a set limit. Every 64 PBs are grouped and all currents from the group's PBs are combined using an analog counter, with the current magnitude indicating the count value [13], [14].



Fig. 7. SiM's chip-level design.

³⁴¹ position in *Match Mode*. Fig. 7 shows SiM's chip design, ³⁴² incorporating a new signal, match mode, to switch between ³⁴³ Storage Mode and Match Mode.

344 B. On-Chip Matching Workflow

The controller initiates on-chip matching using the page-open command, which specifies the target page address. Upon receiving this, SiM loads the target page from def flash memory into Latch 1. Since SiM permits simultaneous memory reading and bit matching from a previous round, active data from the previous round might still be in Latch son active data from the previous round might still be in Latch 25 page-close command moves it to Latch 2. The next round son then begins with *Optimistic Error Correction* for data integrity ast (refer to Section IV-C2).

After the initialization, SiM can receive multiple search 355 356 command for batch matching. Each search command activates the deserializer to duplicate and forward the 64-bit query 357 358 key to Latch 4 of each PB. In the next clock cycle, Latch 2 and 359 Latch 4 contents are XORed, and the result is stored in Latch 360 3. A replicated 64-way mask signal, representing the 64-bit ³⁶¹ mask of the query, is linked to every PB. If both the XOR ³⁶² result in Latch 3 and the mask signal are active, a small current 363 flows through the FBC switch, signaling a mismatch. The ³⁶⁴ FBC's analog counter then aggregates the 64 match signals. 365 If there is a mismatch, it emits a nonzero value, which is ³⁶⁶ identified using a 1-bit voltage comparator. A bitmap of size $_{367} M = 512$, denoting match results from M PB groups (with ³⁶⁸ each group having 64 PBs), is generated. These results are 369 stored in latches for synchronization and later transferred to the I/O bus.4 370

SiM performs a gather command as follows. First, the target page is loaded from the flash memory into the L1 target page is loaded from the flash memory into the L1 target page is loaded from the entire page, and then sequentially transmits the selected chunks onto the I/O bus. It is common for a search command to be immediately followed by a ³⁷⁶ gather command. In such cases, since the page content ³⁷⁷ is already loaded into the PBs, the gather command can ³⁷⁸ initiate data transmission without delay. ³⁷⁹

C. Data Integrity

1) Data Randomization: In modern SSDs, it is a common 381 practice to randomize the stored data to ensure data reliability. 382 This randomization process involves XORing the data bits 383 with a deterministically generated random bit stream, which 384 is derived from a seed determined by the page address. When 385 reading a page, the data is de-randomized using the same 386 procedure to recover the original data values. In SiM, the 387 query key is randomized within the deserializer using the 388 same seed that was used to randomize the target page. Since 389 the random stream is canceled out when XORed twice, we 390 can perform bit matching in the PB without de-randomizing 391 the target data page. Unlike conventional randomization, we 392 initialize the seed for each chunk using the chunk address. 393 This enables us to de-randomize noncontiguous chunks in the 394 gather command. 395

2) Optimistic Error Correction: In order to perform onchip matching without transmitting the full page to the SSD ³⁹⁷ controller, we adopt an optimistic approach of sampling a few ³⁹⁸ bytes at the beginning of the page for errors. This approach ³⁹⁹ is based on two rationales. First, a recent work in in-flash ⁴⁰⁰ computing [16] has characterized real chips and found that ⁴⁰¹ the SLC pages we adopt, which store one bit per cell, exhibit ⁴⁰² no errors for extended periods of time. Second, another recent ⁴⁰³ work has demonstrated the feasibility of sampling a portion ⁴⁰⁴ of a page to determine its overall stability [17].

Our optimistic approach is as follows. Before writing a 406 logical page to the flash memory, we prepend a verification 407 header to verify data integrity during subsequent page reads. 408 This verification header includes the current timestamp and an 409 8-byte predetermined magic number. Additionally, we prepend 410 an 8-byte CRC checksum calculated over the first chunk and 411 the two aforementioned fields. 412

When the page-open command loads the page content 413 from the flash memory, both the verification header and the 414 first chunk are transmitted to the controller. The controller 415 verifies the chunk using the CRC checksum. If a mismatch 416 is detected, the controller initiates a full page read to retrieve 417 the entire page from the PB. The page is then processed 418 by a dedicated ECC chip, similar to a normal page read. If 419 an uncorrectable error is detected, the controller adjusts the 420 sensing voltage using the magic number and performs read- 421 retries up to a specified maximum number of times [17].

Our optimistic error correction approach optimizes the 423 common case of error absence in SLC pages while providing 424 a fallback solution for corner cases. Additionally, if the age of 425 the page, indicated by the write timestamp in the verification 426 header, exceeds a safety margin, the page is also read out for 427 error correction and placed in a refresh queue to be rewritten 428 at a later time, ensuring data reliability. 429

3) Concatenated Error Correction: In addition to the ver- 430 ification header, we also assign a 4-byte ECC parity to each 431

⁴Unlike normal data transfer, which sends approximately equal numbers of zero and one bits, the bitmap from the SiM chip mostly comprises zero bits due to the typically low number of matches. This sparsity reduces power consumption during data transmission over modern I/O bus protocols operating in *Low-Tapped Termination*, like NV-LPDDR4 [15], which consumes power only when transmitting one bits.

432 chunk, which is checked in the controller upon loading. The 433 chunk-level ECC is stored alongside the page-level ECC 434 parity. This arrangement forms a *concatenated code*, a classic 435 technique for enhancing data reliability [18]. In our case, this 436 arrangement enables the gather command to perform fine-437 grained error correction without the need to load the entire 438 page to the controller.

439 D. Hardware Overhead

We add the mask signal to each PB to control the FBC witch in match mode and an OR gate to enable the FBC at switch in match mode and an OR gate to enable the FBC at in data programming in storage mode. We also modify the at column decoder to transmit specific chunks within a page at and adjust the deserializer to distribute the input data across at and adjust the deserializer to distribute the input data across at and adjust the deserializer to distribute the input data across at and adjust the deserializer to distribute the input data across at and gape bits. Given that modern NAND flash chips support at reading specific portions of a page (i.e., *Random Data Out*) and generate test data patterns for reliability tests [19], our at modifications to the column decoder and deserializer are minimal. Considering the PB and decoder account for under as 9% of the total chip area [11], we estimate that SiM adds at around 3% to the overall area overhead.

452 E. Batch Matching

SiM offers the capability of batch matching to maximize 454 the utility of a page read from the flash memory (the page 455 read latency accounts for the largest portion in the overall on-456 chip matching process, so conducting multiple matching can 457 amortize the page read latency). We implement a deadline-458 based command scheduler to evaluate the effectiveness of this 459 approach. Each command is associated with a deadline upon 460 submission. The scheduler holds the submitted commands in 461 a queue until their respective deadlines expire. At that point, 462 the scheduler searches for other commands in the queue that 463 target the same page and submits them together as a batch. 464 We evaluate the scheduler in Section VII-E.

V. System Integrations

This section demonstrates how SiM's versatile interface makes it possible to integrate it into various data-intensive systems.

469 A. Database Primary Index

465

The *Primary index* in a relational database maps the primary 471 key of a table to a pointer indicating the storage location of 472 the corresponding data row. It is usually implemented with 473 a B+Tree, as shown in Fig. 8. The internal nodes of the 474 B+Tree can usually fit within the DRAM, while the leaf 475 nodes often require on-demand reading from disk [20]. A 476 leaf node page typically begins with a header that stores 477 metadata, including a validity bitmap, counters for empty slots, 478 compression information, and sibling pointers. Following the 479 header is a compact array of keys and values.

The arrangement of keys and values within the leaf nodes is essential to efficient search of query key on the CPU. For instance, keys can be stored contiguously or sorted to facilitate SIMD parallel search and binary search, respectively. The leaf



Fig. 8. SiM-enhanced database primary index.

TABLE I SIM- Versus Non-SIM-Based Primary Index

	SiM	Without SiM
Total I/O	128 B	8192 B
Bus Freq	40 MHz	1600 MHz [21]
Current	11 mA [22]	152 mA [2] (13x)
Energy	63 nJ	1400 nJ (22x)
Latency	3.2 µs	5.1 μ s (1.6x)

nodes can be directly stored in SiM, effectively replacing the process of on-demand disk I/O and in-CPU search with a search command to SiM. A leaf node can span multiple SiM pages. For example, an 8-KiB leaf node can store its key array in one SiM page and its value array in another SiM page. A leaf node search involves a search command that targets the first page, followed by a gather command that targets the second page. These two commands can be internally pipelined to reduce latency. Storing keys and values separately, as opposed to storing them in the same page, increases the parallelism of key search and prevents unnecessary loading of the value when a key is not found.

Table I presents a back-of-the-envelopment comparison of 496 the worst-case energy consumption and latency in data transfer 497 between a conventional disk-based B-Tree and an SiM-based 498 B-Tree. The comparison focuses solely on the data transfer 499 from the flash memory chip's PB to the SSD controller, 500 excluding transfer to the host OS. In the absence of SiM, the 501 entire key and value pages must be read, resulting in an I/O 502 size of 8 KiB. However, with SiM, the search command 503 sends a 64-byte bitmap, while the gather command sends 504 a 64-byte chunk. The flash chip operates in Match Mode 505 with a bus clock frequency of 40 MHz, whereas without 506 SiM, the clock frequency defaults to 1600 MHz for higher 507 bandwidth. Consequently, the peak current of the high-speed 508 bus is thirteen times greater than that of the low-speed bus. 509 Energy consumption is 22 times higher without SiM. However, 510 the latencies of the two approaches are comparable. This 511 comparison demonstrates that SiM's data reduction improves 512 energy efficiency and performance due to enhanced goodput. 513

B. Database Secondary Index

A secondary index is a data structure in a database that 515 maps the values of one or multiple columns to the primary 516 key of a table, enabling efficient retrieval of rows based on 517 specific column values without the need for a full table scan. 518 Fig. 9 illustrates an example user table with its secondary 519 index stored on SiM. Following the key encoding scheme used 520 in MySQL [23], each row is transformed into an 8-byte key, 521



Fig. 9. Example encoding of a table for SiM.



Fig. 10. Example usage of SiM: filtering a secondary index.

⁵²² and the encoded keys are stored compactly in a SiM page. ⁵²³ To perform a query that retrieves all female users, the target ⁵²⁴ value (e.g., female represented by 0×01) is encoded into the ⁵²⁵ query key, and a mask is constructed based on the position of ⁵²⁶ the target column. SiM produces a match bitmap, allowing us ⁵²⁷ to retrieve the user IDs of the matched keys using a gather ⁵²⁸ commandover the same page.

529 C. Database Range Queries

A range query in a database table aims to find all k such that $U > k \ge L$. SiM narrows the search space in two steps. First, it decomposes the range query into upper-bound and lowerbound queries. The upper-bound query U > k is transformed $100 2^{\lceil \log_2(U) \rceil} - 1 > k$, where $2^{\lceil \log_2(U) \rceil}$ corresponds to the smallest value larger than U that is a power of two. The lowerbound query $k \ge L$ is processed by transforming it into an upper-bound query of "k < L" and then applying a bitwise NOT operation to the obtained bitmap. The final result of the range query is obtained by performing a bitwise AND operation between the two subqueries.

Fig. 10 illustrates a secondary index for finding users with sta a specific range of the salary column in the same table. The sta salary and user ID are encoded in big endian into an 8sta byte key, resembling the bit-sliced index used in analytical sta databases [24]. The range query "select * from User sta where 2000 < salary < 7000" is decomposed into star upper-bound and lower-bound queries. In Fig. 10, the uppersta bound query is transformed into "salary <= 8191." By stap examining the most significant bits, we determine that the 0th star the 0th to 2nd bits being zero is guaranteed to be smaller than stap 8191. The 0th to 2nd bits in the query key are set to zero while masking out the rest of the bit positions. The search returns $_{553}$ the bitmap 110 because 800 and 4000 satisfy the conditions. $_{554}$ The lower-bound query is transformed into "Not (salary $_{555}$ <= 1023)," which returns the bitmap 011. Combining the $_{556}$ two subqueries give the final result: 010. $_{557}$

Although the result encompasses more elements than the 558 actual range, it effectively reduces the search space for 559 subsequent fine-grained filtering. We make the design choice 560 of only implementing exact equality matching over exact range 561 search because this allows us to repurpose existing circuitry in 562 the hardware implementation without the need for additional 563 circuits, as further discussed in Section IV-B. There is no bit 564 dependencies in exact equality matching. Thus, the matching 565 can be finished in one pass, and the interbit wiring cost can 566 be saved. 567

Nevertheless, users have the flexibility to conduct multipass 568 comparisons to achieve their desired level of confidence. This 569 can be achieved by masking out the previously compared MSB 570 bit region and recursively compare the masked-out number. 571 Furthermore, in the field of data analytics, precise results are 572 often unnecessary. When the keys are uniformly distributed, 573 our approximate range query can have low error rates [24]. 574

D. Redistributing Data

Many data structures used in disk-based systems partition 576 and redistribute data to improve performance. For instance, 577 when a B-Tree or extendible hash table becomes full, it 578 splits a full node or bucket into two. LSM-Trees perform 579 compaction when a level reaches its capacity. Log-structured 580 data structures require periodic garbage collection to free up 581 space. In database systems, the join operation combines data 582 from multiple tables using a hash table, which necessitates 583 partitioning the dataset to ensure efficient data access during 584 queries. These operations involve reading data from disk and 585 rearranging them in memory. Data redistribution can result in 586 high temporary memory usage and CPU spikes, especially in 587 log-structured storage where data for the same partition can 588 be scattered across multiple files. This can cause significant 589 performance issues for frontend user services. Because of its 590 significance, there have been calls for specialized hardware 591 acceleration [25]. However, with SiM, data redistribution 592 can be performed incrementally by keyspace partitioning. 593 Partitioning the key space using a specific bit slice from the 594 key, similar to a radix tree, allows us to locate a particular 595 partition using the search command and collect the data 596 using the gather command. By gathering one partition at 597 a time, we can avoid loading data that do not belong to the 598 specific partition, effectively reducing the I/O and memory 599 overhead. 600

VI. EXPERIMENTS

A. Experimental Setup

1) Hardware: We implement the search command and 603 gather command by defining two new NVMe commands. 604 We encode the SiM-specific payloads in NVMe's vendor- 605 specific dataset management (DSM) opcode and extend 606 NVMe's kernel driver to parse the new command formats. 607

575

601

3D NAND flash chip parameter	s					
(Channel, Package)	(8, 1)					
(Die, Plane, Block, Page)	(2, 1, 32, 128)					
(Read, Program, Erase)	(16 µs, 80 µs, 1 ms)					
(Flash Page Size, Cell type)	(4 KiB, SLC)					
SiM Clock Cycle	10					
SiM Clock Frequency	33 MHz					
External I/O	·					
Interface	PCIe Gen 3					
Bus Width	128					
Bus Clock	250MHz					
Internal I/O Bus	·					
Interface	NV-DDR3 (ONFi 4.x)					
Bandwidth (Match mode)	80 MT/s					
Bandwidth (Storage mode)	800 MT/s					
Bus Width	8					
Power Settings						
(Bus Voltage, NAND Voltage)	(1.2V, 3.3V)					
Bus Active / Idle Current	5mA / 10uA					
NAND Read/Program Current	25mA, 25mA					
SiM Current	2.5mA					
1. Find page 2. Get key/value from page						
111 ttt	Search key +					
	Gather value					
In-memory Index Page Cache						
(e.g., rree, nash table)						
(Match mode)						
	,					

TABLE II Hardware Parameters

On-disk index (key-value pages) Fig. 11. SiM and baseline setup in the experiment.

608 We prototyped and simulated SiM on Amber [26], a high-609 fidelity SSD emulator. Table II shows the hardware parameters 610 we used. The I/O bandwidth for SiM's match command is configured 80 MT/s (NV-DDR3's timing mode 1), which is 611 10% of the typical bandwidth for full-page I/O. This setting 612 613 can lower the I/O bus's operation current⁵ and the peak power. Thanks to the reduced I/O volume, the latency and the energy 614 minimally effected. I/O requests are scheduled in a firstis 615 616 come-first-serve manner, but a deadline-based scheduler is also evaluated in Section VII-E. 617

2) Data Structure: We create a generic index that consists of an in-memory top-level index and a collection of disk pages, each containing a compact array of key–value pairs. The toplevel index maps a key to its on-disk page, as shown in Fig. 11. If it is implemented as a B-Tree, the on-disk pages correspond to the leaf nodes. If implemented as a hash table, on-disk pages correspond to hash buckets. The on-disk page is then loaded into the operating system's page cache, from which the value can be searched. The on-disk index is set to 650 MiB, taking 65% of the simulated SSD's capacity. We ensure that there is enough spare space to prevent SSD space reclamation, allowing for a more focused evaluation.

Baseline Setup: Our baseline is the traditional CPUcentric architecture, which reads entire pages from disk and stores frequently accessed pages in the page cache. SiM, on the other hand, bypasses the page cache by sending a search

 TABLE III

 QUERY CONCENTRATION IN DIFFERENT DISTRIBUTIONS

	1st	2nd	3rd	4th
Uniform	0.03%	0.03%	0.03%	0.03%
Skewed ($\alpha = 0.5$) Very Skewed ($\alpha = 0.9$)	0.23% 17.00%	0.12% 2.54%	0.11% 1.53%	$0.07\% \\ 1.08\%$

command to the on-disk page address of a key specified by the 634 in-memory index, determining the key's position in the page, 635 and retrieving the desired values using a gather command. 636 As we will see later, bypassing the page cache effectively frees 637 it up for other uses, such as write buffering. Thanks to the small 638 transmission size, SiM communicates with the host OS entirely 639 through NVMe's command interface (i.e., MMIO) and bypass 640 the conventional DMA procedures. Note that this article lacks 641 direct comparison with ParaBit [27] and CoX-PM [11] due 642 to differing application scenarios and difficulties in accurately 643 reproducing their proprietary environments. 644

4) Workloads: We customize the Yahoo! Cloud Serving 645 Benchmark (YCSB) [28], [29] and subject the index to various 646 query distributions and read/write patterns to evaluate it across 647 various application scenarios. Using Linux's CGroup, we 648 downscale the page cache size to various ratios of the on-disk 649 index size. The term *Cache Coverage* refers to this ratio. For 650 example, a Cache Coverage of 50% indicates that the page 651 cache size is 325 MiB, which is 50% of the on-disk index size 652 (650 MiB). A Cache Coverage of 0% indicates that caching 653 is disabled. 654

We begin collecting statistics only after the initial data has 655 been loaded into the SSD and the workload has run for 30% of 656 its designated length to ensure the system reaches steady state. 657 We disable periodic cache flushing of dirty pages to better 658 understand the systems' sensitivity to varying cache sizes. 659

5) Query Distribution: Table III illustrates query concentration across different distributions. In many online services, 661 it is common for a small number of queries to dominate 662 the workload. This phenomenon is modeled using Zipf's 663 distribution for both skewed ($\alpha = 0.5$) and very skewed 664 ($\alpha = 0.9$) scenarios, alongside a uniform distribution for 665 comparison. The uniform distribution shows an even spread, 666 whereas the very skewed distribution ($\alpha = 0.9$) shows 667 a significant dominance of the top queries, with the most 668 frequent accounting for 17% of the total workload. 669

VII. RESULTS 670

671

A. Overall Speedup

Fig. 12 displays SiM's overall speedup in terms of query 672 per second (QPS)⁶ compared to the baseline. The *y*-axis 673 represents the varying percentage of read requests in the 674 workload. 100% indicates a completely read-only workload, 675 while 20% indicates a write-intensive workload. The *x*-axis 676 depicts different cache coverage. 0% disables the page cache 677 and directs all I/O to the SSD. 10% and 25% would be 678 the typical configuration for real-world system to balance 679

 $^{^{5}}$ While higher timing modes typically incur higher operational current as in Table I, we set the I/O bus current consumption of the baseline also to 5mA assess the inclusion of advanced power optimization [15].

 $^{^{6}}$ A workload's QPS is a measure of its throughput calculated as the number of queries divided by the completion time (excluding the first 30% of queries designated as warmup period).



Fig. 12. SiM's query-per-second speedup over baseline.

⁶⁸⁰ performance and hardware cost. We make several observations⁶⁸¹ from Fig. 12.

1) The baseline supported with cache performs 8%-20% 682 better than SiM in read-only workloads. This is to 683 be expected, given that SiM bypasses the page cache 684 and requires additional cycles for on-chip matching, 685 whereas the baseline may avoid I/O by searching the 686 pages stored in the page cache directly. One possible 687 solution is to send search commands to the same page in 688 batches to amortize the latency of reading from NAND 689 flash memory—a technique evaluated in Section VII-E. 690 Another option is to cache the retrieved keys. This 691 fine-grained management can make better use of cache 692 space than traditional page-level caching, but it can 693 significantly complicate index designs. 694

SiM outperforms $3 \times -9 \times$ in write-intensive workloads. 2) 695 This is because SiM does not use read caching, so 696 the cache can be used for write buffering. Because 697 writes are significantly more expensive than reads on 698 SSDs, increasing write buffering can improve overall 699 performance and extend SSD lifespan. This is consistent 700 with the design of many modern database engines, such 701 as RocksDB, where read requests bypass page cache to 702 avoid prematurely evicting dirty pages from cache. 703

When cache coverage is zero, all I/O goes directly to the SSD, and the locality difference in query distribution has no effect on performance. When cache coverage is high (75%), SiM has few performance advantages over the baseline because the cache is large enough to absorb page updates that would otherwise be evicted under low cache coverage.

711 B. Energy Consumption

Fig. 13 compares SiM's energy consumption with the baser13 line. This analysis favors the baseline because it only considers

100 +71% 20 0% -4% -9% -22% Random +72% 40-1% -8% -19% -45% 75 60 -1% -12% -30% -36% +71%80 -2% -19% -41% -1% +71% - 50 100 -5% +55%+72%+5%+2.3%-22% 20 +74% 0% -3% -9% - 25 Skewed 40-1% -7% -19% -45% +72% 60 -1% -12% -31% -35% +72% - 0 80 -2% -19% -41% 0% +72%-25 100 +56%-5% +5%+2.3%+72%20 -34% +107% 0% -3% -8% Skewed -5040+107% -1% -5% -17% -16% 60 -1% -9% -28% +23% +106% Very -7580 -2% +61%+106%-11% -16% 100 -5% +103% +107% +36%+65%-10010 25 50 75 0 Read (%) Cache coverage (%)

Fig. 13. SiM's energy consumption over baseline.

the energy consumption of the NAND flash chip, ignoring the 714 energy consumption of the CPU and DRAM, which are diffirult to accurately characterize. It also equalizes the baseline's 716 bus I/O current consumption with SiM's to incorporate recent 717 power optimization for high-frequency I/O bus [15]. Even 718 with these assumptions, SiM still reduces energy consumption 719 by 10%-45% at typical cache coverage levels (10%-50%). 720 A cache coverage of 75% is only a reference as it does 721 not account for the significant DRAM energy consumption 722 required to provide a large memory space. SiM's ability to 723 lower write traffic is what accounts for the lower energy use, 724 as further explored in Fig. 16(a). 725

SiM's ability to reduce read I/O also contributes to energy 726 savings. In contrast to the baseline, which sends complete key 727 and value pages (each 4 KiB) to the host OS via the PCIe 728 bus, SiM only transmits the result bitmap (64 B) from the 729 key page and the necessary chunk (64 B) from the value page 730 for a random point query, where only one chunk is needed. 731 This strategy decreases data transmission over the PCIe bus by 732 64 times. In the internal I/O bus, SiM needs to transfer another 733 256 B for integrity verification upon page open, but this still 734 reduces I/O by 21 times. This is why, despite using a 10-times 735 slower bus timing mode, SiM can reduce I/O transmission 736 delay and bus active time by 2.1 times. 737

SiM's I/O reduction lowers queuing delays and shortens 738 the SSD's active period. These benefits effectively offset the 739 additional energy consumed by SiM for on-chip matching 740 operations. 741

C. Read Latency

Fig. 14 compares SiM's median read latency reduction to 743 the baseline. This reduction varies from 30% to 89% across 744 workloads, whether skewed or uniformly distributed. Note that 745 this analysis inherently favors the CPU-centric baseline, as 746

							 - 100
-	20 -	-8%	-11%	-18%	-58%	+54%	100
Randon	40 -	-8%	-71%	-71%	-76%	+46%	- 75
	60 -	-13%	-81%	-87%	-79%	+37%	75
	80 -	-19%	-86%	-89%	-75%	+29%	- 50
	100 -	-22%	-20%	-17%	-12%	+37%	
	20 -	-6%	-13%	-20%	-63%	+54%	- 25
red	40 -	-9%	-72%	-71%	-74%	+46%	
cew	60 -	-12%	-81%	-88%	-78%	+37%	- 0
S	80 -	-18%	-87%	-89%	-75%	+29%	
Ч	100 -	-22%	-20%	- 17%	-13%	+36%	- –25
	20 -	-8%	-39%	-40%	-14%	+54%	
Me	40 -	-9%	-69%	-72%	-21%	+46%	50
ery Ske	60 -	-12%	-80%	-87%	-25%	+37%	
	80 -	-18%	-85%	-86%	-26%	+30%	75
Ve	100 -	-22%	-16%	-13%	+49%	+37%	100
Rea	ad (%)	0	10 Cache	25 covera	50 ge (%)	75	100

Fig. 14. SiM's median read latency reduction.

	20 -	-4%	+70%	+46%	-6%	-14%		- 100
Random	40 -	-7%	-48%	-57%	-73%	-1%		75
	60 -	-8%	-76%	-79%	-86%	+6%		- /5
	80 -	-8%	-75%	-86%	-81%	+8%		- 50
	100 -	-19%	- 15%	- 12%	+1%	+7%		50
	20 -	-4%	+105%	+45%	+6%	-14%	-	- 25
tewed	40 -	-8%	-49%	-56%	-73%	-1%		
	60 -	-8%	-76%	-79%	-86%	+8%	-	- 0
S	80 -	-8%	-75%	-85%	-81%	+10%		
	100 -	-19%	-15%	-9%	+2%	+6%	-	25
Ч	20 -	-5%	+247%	+129%	-38%	-14%		
эwе	40 -	-8%	-44%	-63%	-84%	+2%	-	50
ery Ske	60 -	-8%	-75%	-78%	-82%	+12%		
	80 -	-8%	-75%	-83%	-74%	+21%		75
3	100 -	-18%	-7%	+4%	+17%	+20%		100
Read (%) 0 10 25 50 75 Cache coverage (%)							100	

Fig. 15. SiM's tail read latency reduction.

747 we omit the CPU's search time for locating the target key
748 after key pages have been loaded into host OS's memory.
749 In contrast, for SiM, we include the latency incurred by on750 chip matching operations. Despite this discrepancy that could
751 advantage the baseline, SiM still demonstrates superior latency
752 improvements.

In read-only workloads, SiM outperforms the baseline particularly when the baseline is allocated less cache. This can the attributed to the longer I/O transmission of the full page transfer. Fig. 16(b) zooms in on the comparison of median read



latencies between SiM and the baseline under a random query 757 distribution and a 40–60 read–write workload. Here, error bars 758 denote the 25th and 75th percentiles, with SiM demonstrating 759 narrower error bars. This suggests a more consistent response 760 time, which is crucial for services directly interacting with 761 users. 762

In write-intensive workloads, SiM has lower read latency 763 than the baseline in mid-range cache coverage where the write 764 set size exceeds the cache capacity. In this case, new writes can 765 evict both clean and dirty pages. Clean page eviction degrades 766 read performance due to cache misses, whereas dirty page 767 eviction causes lengthy queueing delays for read operations. 768 SiM's cache bypass strategy, as discussed in Section VII-A, 769 alleviates this effect. 770

771

D. Tail Read Latency

Fig. 15 presents the tail read latency (99th percentile) 772 improvements SiM achieves over the baseline. Although the 773 variability between the 25th and 75th percentile latencies 774 is less for SiM, in rare cases, SiM may exhibit signifi- 775 cantly higher latency compared to the baseline, particularly 776 in workloads where read requests are infrequent and highly 777 skewed. Closer examination reveals differing write patterns: 778 the baseline experiences consistent write activity, whereas SiM 779 may face sporadic peaks in write demand. This is attributed 780 to SiM's page cache being primarily composed of dirty pages 781 from data writes. Consequently, initiating a new write could 782 trigger a chain reaction of writing back dirty pages, potentially 783 delaying read requests substantially. In contrast, the baseline 784 system's page cache contains some clean pages fetched from 785 the SSD, which can be evicted immediately to buffer data 786 writes, avoiding such corner cases. 787





Fig. 17. QPS speedup of batch submission (top) and merge probability (bottom).

To mitigate this issue, implementing an I/O scheduler res that gives priority to reads over writes could prevent read starvation. Alternatively, preempting writes in favor of reads res a strategy proposed for ultralow-latency SSDs [30]—could res also be effective. Future research should explore replacing our current first-come-first-serve I/O scheduling with more res applicated strategies to assess their impact on reducing tail res latency.

796 E. Batch CiM Submission

Section IV-E introduces a deadline scheduler aiming to 797 798 reduce NAND flash memory's read latency by batching search command for identical pages. Each search com-799 mand is assigned a deadline of 4 μ s, which constitutes 25% of ⁸⁰¹ the 16- μ s read latency for SLC memory. The upper heatmap ⁸⁰² of Fig. 17 presents the query-per-second improvement when ⁸⁰³ using the deadline scheduler, compared to SiM's performance ⁸⁰⁴ without it. The lower heatmap indicates the probability that a 805 query will target the same page as another unexpired query 806 in the scheduler. As the concentration of queries increases, ⁸⁰⁷ indicated by a rising Zipf's α value, the probability of multiple 808 queries targeting the same page increases, resulting in a ⁸⁰⁹ 3.7-fold boost in throughput at $\alpha = 1.3$ for purely read-only ⁸¹⁰ workloads. However, such an α value is way beyond what a 811 normal workload would exhibit. Setting a longer expiration 812 time can also improve throughput, but at the expense of ⁸¹³ prolonged latency. We conclude that the deadline scheduler 814 is ineffective for low-latency SSDs because the overhead 815 outweighs the benefits.

816 F. Sensitive Analysis on Full-Page Read Ratio

While SiM excels in precise data retrieval, the need for fullpage reads remains crucial. For instance, indices in read-heavy analytic databases require summing data across entire pages. Similarly, the write-optimized LSM-Tree index, while needing efficient support for random point queries, also necessitates compaction—a garbage collection process that reads indices in full pages for merging. This leads us to assess how variations in the volume of full-page reads affect overall performance across different query distributions and in both read- and write-dominant workloads. Fig. 18 illustrates the baseline where all reads are full-page (on the left-most side of the *x*-axis). Observe that as the proportion of SiM reads within



Fig. 18. QPS speedup versus full-page read ratio.

the workload increases, so does performance. This effect is ⁸³⁰ evident in both read- and write-dominant scenarios, though ⁸³¹ more markedly in the latter. On the other hand, the influence ⁸³² of varying query distributions on this trend appears minimal. ⁸³³

VIII. RELATED WORKS

Numerous research efforts have been made on minimizing 835 data transfers through early data filtering, which can be 836 broadly classified into near-storage computing approaches- 837 such as SmartSSD or custom circuits attached to flash memory 838 controllers [31]—and on-chip computing approaches like SiM. 839 Near-storage computing reduces I/O between the host and 840 SSD, whereas on-chip computing reduces data movement from 841 within the SSD itself. On-chip approaches can be analog-based 842 or digital-based. Analog approaches, such as Tseng et al. [9], 843 are well suited for error-tolerant applications like machine 844 learning but fall short for the precise data matching required 845 in indexing. Digital approaches, like Parabit [27] and Flash 846 Cosmos [16], use the existing flash memory sensing mech- 847 anisms for bulk bitwise operations, such as AND and OR 848 across flash pages. SiM also utilizes the existing PB circuits 849 but has a different programming model. Unlike Parabit and 850 Flash Cosmos, where both operands are page-sized and must 851 be preprogrammed into the same NAND block prior to the 852 computation, SiM operates with a small query and a page 853 for comparison, making it more efficient to deal with small, 854 dynamically loaded operands. 855

CoX-PM [11] incorporates error correction and pattern ⁸⁵⁶ matching circuits into the NAND flash memory. SiM, on ⁸⁵⁷ the other hand, chooses not to perform on-chip error correction due to its complexity, instead relying on Optimistic ⁸⁵⁹ Error Correction on SLC pages and the SSD controller's ⁸⁶⁰ existing ECC chips. SiM also opts not to evaluate complex ⁸⁶¹ pattern matching in hardware, instead using software to ⁸⁶² decompose complex queries into elementary instructions that are cheaper to implement in hardware. ICE [10] integrates ⁸⁶⁴ 8-bit integer multiplication into the peripheral circuits for ⁸⁶⁵ on-chip vector matching. Unlike CoX-PM and ICE, SiM ⁸⁶⁶ strives to repurpose existing circuits and minimize additional circuits to reduce hardware testing costs and accelerate ⁸⁶⁸ adoption. ⁸⁶⁹

IX. CONCLUSION

This article introduced the SiM chip, a novel solution 871 aimed at overcoming the bottleneck in data indexing through 872

834

⁸⁷³ on-chip data matching. SiM introduces simple yet versatile
⁸⁷⁴ commands for fine-grained data searching and gathering.
⁸⁷⁵ These commands, despite their simplicity, enable complex,
⁸⁷⁶ data-intensive operations found in various data structures to be
⁸⁷⁷ accelerated. SiM's command structure allows for cost-effective
⁸⁷⁸ implementation with minimal modifications to existing circuit
⁸⁷⁹ designs. Furthermore, SiM can be combined with readily
⁸⁸⁰ available high-capacity NAND flash memory chips to create
⁸⁸¹ a hybrid SSD that effectively realize the principle of data⁸⁸² metadata separation.

SiM has undergone extensive testing under a variety of workload and system constraints. Evaluation shows up to 9× speedup in write-intensive workloads and up to 45% energy savings due to reduced read and write I/O and better utilization for of host's cache space. SiM reduces median and tail read latency by up to 89% and 85%, respectively. As a future work, we aim to integrate SiM technology into actual key–value and relational database systems to enhance their efficiency in garbage collection and range queries. Developing a hardware prototype is also planned.

REFERENCES

- H. Zhang, D. G. Andersen, A. Pavlo, M. Kaminsky, L. Ma, and R. Shen,
 "Reducing the storage overhead of main-memory OLTP databases with
 hybrid indexes," in *Proc. Int. Conf. Manag. Data (SIGMOD)*, 2016,
 pp. 1567–1581.
- ⁸⁹⁸ [2] J. S. P. L. Yu and L. Pilolli, "Peak power management in a memory device," U.S. Patent 1 152 049 7B2, Feb. 2020.
- J. H. Yuh et al., "A 1-Tb 4-b/cell 4-plane 162-layer 3-D flash memory
 with 2.4-Gb/s IO interface," *IEEE J. Solid-State Circuits*, vol. 58, no. 1,
 pp. 316–328, Jan. 2023.
- [4] L. Nubile et al., "Power management architectures for high performance
 NAND systems," in *Proc. IEEE Workshop Microelectron. Electron Devices (WMED)*, 2023, pp. 1–4.
- B. Kim et al., "28.2 A high-performance 1Tb 3b/cell 3D-NAND flash with a 194MB/s write throughput on over 300 layers i," in *Proc. IEEE ISSCC*, 2023, pp. 27–29.
- 909 [6] J. Im, J. Bae, C. Chung, and S. Lee, "PinK: High-speed in-storage
 910 key-value store with bounded tails," in *Proc. USENIX ATC*, 2020,
 911 pp. 173–187.
- [7] Y. Kang et al., "Towards building a high-performance, scale-in key-value storage system," in *Proc. 12th ACM Int. Conf. Syst. Storage (SYSTOR)*, 2019, pp. 144–154.
- [8] O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun, "A modern primer on processing in memory," 2022, arXiv:2012.03112.
- 917 [9] P.-H. Tseng et al., "In-memory-searching architecture based on 3DNAND technology with ultra-high parallelism," in *Proc. IEEE IEDM*,
 919 2020, pp. 36.1.1–36.1.4.
- H.-W. Hu et al., "ICE: An intelligent cognition engine with 3D NAND-based in-memory computing for vector similarity search acceleration," in
- 922 Proc. 55th IEEE/ACM MICRO, 2022, pp. 763–783.

- [11] M. Chun, J. Lee, S. Lee, M. Kim, and J. Kim, "PiF: In-flash acceleration 923 for data-intensive applications," in *Proc. 14th ACM Workshop Hot Topics* 924 *Storage File Syst. (HotStorage)*, 2022, pp. 106–112. 925
- [12] Y. Li and J. M. Patel, "BitWeaving: Fast scans for main memory data 926 processing," in *Proc. ACM SIGMOD Int. Conf. Manag. Data*, 2013, 927 pp. 289–300. 928
- [13] Y.-h. C. T.-h. Kim, B.-S. Lim, and S.-W. Shim, "Non-volatile 929 memory device and memory system including the same," U.S. Patent 930 20180075918 A1, Dec. 2018. 931
- [14] N. Choi and J. Kim, "Modeling and simulation of NAND flash memory sensing systems with cell-to-cell Vth variations," in *Proc. IEEE/ACM* 933 *ICCAD*, 2020, pp. 1–8.
- [15] J. Cho et al., "30.3 A 512Gb 3b/cell 7th-generation 3D-NAND flash 935 memory with 184MB/s write throughput and 2.0Gb/s interface," in *Proc.* 936 *IEEE ISSCC*, 2021, pp. 426–428.
- [16] J. Park et al., "Flash-Cosmos: In-flash bulk bitwise operations using 938 inherent computation capability of NAND flash memory," in *Proc. 55th* 939 *IEEE/ACM MICRO*, 2022, pp. 937–955.
- [17] Q. Li et al., "Shaving retries with sentinels for fast read over high-density 941 3D flash." in Proc. 53rd Annu. IEEE/ACM MICRO, 2020, pp. 483–495, 942
- [18] G. D. Forney, Concatenated Codes. Cambridge, MA, USA: MIT Press, 943 1965
- [19] H. M. Cao, F. Liu, Q. Wang, Z. C. Du, L. Jin, and Z. L. Huo, "An 945 efficient built-in error detection methodology with fast page-oriented 946 data comparison in 3D NAND flash memories," *Electron. Lett.*, vol. 58, 947 no. 12, pp. 483–485, 2022. 948
- [20] G. Graefe, "Modern B-tree techniques," Found. Trends Databases, 949 vol. 3, no. 4, pp. 203–402, 2011.
- [21] Open NAND Flash Interface (ONFI) Working Group, ONFI 4.1 Gold 951 Specification, ONFI, Hillsboro, OR, USA, 2017.
- [22] "YMTC Gen2 256Gb TLC Datasheet (Client rev0.2)," Data Sheet, 953
 YMTC Corp., Wuhan, China, 2019. 954
- [23] Y. Matsunobu, S. Dong, and H. Lee, "MyRocks: LSM-tree database 955 storage engine serving Facebook's social graph," *Proc. VLDB Endowm.*, 956 vol. 13, no. 12, pp. 3217–3230, Aug. 2020. 957
- [24] N. Potti and J. M. Patel, "DAQ: A new paradigm for approximate query 958 processing," *Proc. VLDB Endow.*, vol. 8, no. 9, pp. 898–909, May 2015. 959
- [25] T. Zhang et al., "FPGA-Accelerated compactions for LSM-based keyvalue store," in *Proc. 18th USENIX FAST*, 2020, pp. 225–237. 961
- [26] D. Gouk et al., "Amber: Enabling precise full-system simulation with 962 detailed modeling of all SSD resources," in *Proc. 51st Annu. IEEE/ACM* 963 *MICRO*, 2018, pp. 469–481.
- [27] C. Gao, X. Xin, Y. Lu, Y. Zhang, J. Yang, and J. Shu, "ParaBit: 965 Processing parallel bitwise operations in nand flash memory based 966 ssds," in *Proc. 54th Annu. IEEE/ACM MICRO*, 2021, pp. 59–70. 967
- [28] B. F. Cooper, A. Silberstein, E. Tam, R. Ramakrishnan, and R. Sears, 968 "Benchmarking cloud serving systems with YCSB," in *Proc. 1st ACM* 969 *SoCC*, 2010, pp. 143–154. 970
- [29] Y.-C. Chen, C.-F. Wu, Y.-H. Chang, and T.-W. Kuo, "ZoneLife: 971 How to utilize data lifetime semantics to make SSDs smarter," *IEEE* 972 *Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 42, no. 8, 973 pp. 2488–2499, Aug. 2023. 974
- [30] W. Cheong et al., "A flash memory controller for 15us ultra-low-latency 975 SSD using high-speed 3D NAND flash with 3us read time," in *Proc.* 976 *IEEE ISSCC*, 2018, pp. 338–340.
- [31] D. Fakhry, M. Abdelsalam, M. W. El-Kharashi, and M. Safar, "A review 978 on computational storage devices and near memory computing for high 979 performance applications," *Memories Mater, Devices, Circuits Syst.*, 980 vol. 4, Jul. 2023, Art. no. 100051.