

Search-in-Memory: Reliable, Versatile, and Efficient Data Matching in SSD's NAND Flash Memory Chip for Data Indexing Acceleration

Yun-Chih Chen¹, Member, IEEE, Yuan-Hao Chang², Fellow, IEEE, and Tei-Wei Kuo³, Fellow, IEEE

Abstract—To index the increasing volume of data, modern data indexes are typically stored on solid-state drives and cached in DRAM. However, searching such an index has resulted in significant I/O traffic due to limited access locality and inefficient cache utilization. At the heart of index searching is the operation of filtering through vast data spans to isolate a small, relevant subset, which involves basic equality tests rather than the complex arithmetic provided by modern CPUs. This article demonstrates the feasibility of performing data filtering directly within a NAND flash memory chip, transmitting only relevant search results rather than complete pages. Instead of adding complex circuits, we propose repurposing existing circuitry for efficient and accurate bitwise parallel matching. We demonstrate how different data structures can use our flexible SIMD command interface to offload index searches. This strategy not only frees up the CPU for more computationally demanding tasks, but it also optimizes DRAM usage for write buffering, significantly lowering energy consumption associated with I/O transmission between the CPU and DRAM. Extensive testing across a wide range of workloads reveals up to a 9× speedup in write-heavy workloads and up to 45% energy savings due to reduced read and write I/O. Furthermore, we achieve significant reductions in median and tail read latencies of up to 89% and 85%, respectively.

Index Terms—Database systems, databases, flash memories, indexes systems, memory, systems.

I. INTRODUCTION

CHALLENGES of Indexing Vast Amount of Data: Data indexes, such as hash tables and trees, are fundamental for quickly retrieving relevant data from vast datasets. As the volume of data to be indexed explodes, the size of the index is growing significantly large. In many user-facing databases

Manuscript received 5 August 2024; accepted 10 August 2024. This work was supported in part by the German Federal Ministry of Education and Research (BMBF) in the Course of the 6GEM Research Hub under Grant 16KISK038, and in part by the Deutsche Forschungsgemeinschaft (DFG), as part of the Project OneMemory under Grant 405422836. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (Corresponding author: Yun-Chih Chen.)

Yun-Chih Chen is with the Department of Computer Science, Technische Universität Dortmund Fakultät für Informatik, 44227 Dortmund, Germany (e-mail: yunchih.chen@tu-dortmund.de).

Yuan-Hao Chang is with the Institute of Information Science, Academia Sinica, Taipei 115, Taiwan (e-mail: johnson@iis.sinica.edu.tw).

Tei-Wei Kuo is with the Delta Electronics, Department of Computer Science and Information Engineering, High Performance and Scientific Computing Center, and the Center of Data Intelligence: Technologies, Applications, and Systems, National Taiwan University, Taipei 10617, Taiwan (e-mail: ktw@csie.ntu.edu.tw).

Digital Object Identifier 10.1109/TCAD.2024.3443702

that execute complex queries, index size can even surpass the data being indexed [1]. Given that accessing an index invariably precedes any data retrieval, indexes are commonly pinned in-memory to boost performance. With the introduction of high-speed solid-state drives (SSDs), even systems sensitive to latency—those interfacing directly with users—resort to storing indexes on SSDs and loading them into DRAM on-demand. Upon loading an index block (for instance, a B-Tree's leaf node or a hash table's bucket) into DRAM, a subsequent scan through the memory page that contain arrays of candidate entry is necessary to find the matching one. Such a parallel equality test is often accelerated with SIMD instructions.

As I/O can easily become the bottleneck, compression and data prefetching are common techniques employed to reduce I/O and hide latency. However, in many workloads indexes exhibit low compressibility, and decompression incurs overhead [1]. Moreover, prefetching can accelerate the replacement of loaded index blocks. In large-scale data systems, where the working set size far exceeds DRAM capacity and the accesses scatter widely, index blocks can be repetitively loaded and evicted from DRAM. Even if all index blocks fit entirely in DRAM, they can still be evicted after context-switching to other processes that might also allocate memory. Another pressing issue is the management of index updates. These updates not only require considerable buffering to mitigate the SSD's high write costs but also introduce multiple data versions that compete for the limited DRAM cache space with index reads, leading to increased I/O due to more frequent read cache misses.

To solve the I/O bottleneck, one can either increase DRAM capacity or I/O bandwidth. However, both approaches bring substantial costs and power consumption. In environments where cost efficiency is as crucial as performance, the focus should not solely be on maximizing index retrieval's throughput but on enhancing the utility of the retrieved indexes. Perhaps the best way is to fundamentally cut the amount of indexes that need to be transferred from the storage system.

There have been numerous innovations in data structures aimed at optimizing data indexing and system-level optimizations, such as kernel bypassing, to maximize I/O bus utilization. This article takes a different approach, focusing on the core operation of data indexing: matching a query against a vast array of candidate entries. Within the constraints of today's von Neumann architecture, this equality test operation occurs in the CPU only after transferring all candidate entries from storage. Yet, this operation, predominantly data-bound,

78 does not require the complex arithmetic or control flows mod-
 79 ern CPUs offer and could be executed by simpler hardware
 80 circuits.

81 This leads us to question whether equality tests could be
 82 integrated deeper into the storage system. While processing
 83 in memory (PiM) has been explored as a solution to the
 84 bottleneck between the CPU and DRAM, it does not address
 85 DRAM’s capacity scaling challenges. Conversely, a NAND-
 86 flash-memory-based solution offers higher energy efficiency
 87 and capacity. In this article, we explore this direction by
 88 introducing the search-in-memory (SiM) chip.

89 SiM is based on the architecture of existing triple-level
 90 cell (TLC) flash memory chip. Instead of introducing a full-
 91 fledged hardware-based indexing solution, we aim to minimize
 92 hardware changes and use software to decompose complex
 93 indexing operations into simple hardware instructions, similar
 94 to the design philosophy of RISC CPUs. We demonstrate how
 95 to minimally modify an existing flash memory chip to conduct
 96 equality tests directly in itself and send only the relevant results
 97 in response to a search request rather than the entire page to
 98 fundamentally reduce the I/O traffic.

99 In our experiment, we also demonstrate the performance
 100 characteristics of index search under various workloads, query
 101 distribution, and system constraints, as well as how SiM
 102 can improve system efficiency by reducing I/O transmission
 103 and increasing cache utilization. We make the following
 104 contributions.

- 105 1) We introduce the SiM chip, a standalone flash memory
 106 chip minimally adopted from existing chips to real-
 107 ize on-chip equality tests. SiM features a versatile
 108 SIMD interface with two primitives: a) search and b)
 109 gather command (Section III). This interface makes SiM
 110 adaptable for various data-bound operations, offering
 111 flexibility and applicability to different scenarios.
- 112 2) Maintaining data integrity is a significant challenge for
 113 NAND-flash-based on-chip computing. To address this,
 114 we propose the “Optimistic Error Correction,” which
 115 optimizes the common case of no errors in single-level
 116 cell (SLC) pages, while providing a fallback solution for
 117 rare corner cases (Section IV).
- 118 3) We introduce several system integrations, from gen-
 119 eral data structures like B+Tree, which is used in
 120 many systems, to supporting database analytical queries,
 121 to demonstrate SiM’s generalizability and flexibility
 122 (Section V).

123 II. BACKGROUND AND MOTIVATIONS

124 A. SSD’s Parallelism

125 As shown in Fig. 1, an SSD is made up of multiple flash
 126 memory chips that communicate with a central controller via
 127 high-speed data channels. A chip has several dies, each can
 128 simultaneously conduct memory operations. Modern SSDs’
 129 impressive I/O bandwidth is the result of parallel operations
 130 across multiple chips (i.e., *interchip parallelism*) and the
 131 activation of multiple components within a single chip (i.e.,
 132 *intra-chip parallelism*). However, the degree of parallelism has
 133 a physical limit. Heat dissipation is becoming increasingly




Fig. 1. SSD architecture.




Fig. 2. Conceptual illustration of current consumption in a NAND flash chip.

difficult, even in data centers, as the density of modern flash
 memory chips increases. Too many parallel operations can
 result in electric currents that exceed the hardware power
 budget.

138 B. Bus I/O Can Limit SSD’s Parallelism

139 As shown in Fig. 2, a flash memory command consumes
 140 varying amount of current throughout various phases (I/O
 141 transfer phase, the read/program phase, and the status phase).
 142 To simplify power management, many controllers represent
 143 the peak current consumption of a command as its overall
 144 current usage [2], [3], [4]. This ensures that the total current
 145 consumption of the entire chip does not exceed the power
 146 budget when multiple commands are executed concurrently.
 147 On the other hand, if the aggregate peak currents is anticipated
 148 to exceed the power budget, the controller must restrain from
 149 dispatching further commands even if the target flash die
 150 is idle. Lowering the peak current of a flash command is
 151 therefore critical for ensuring efficient power allocation and
 152 parallelism.

153 As SSDs’ capacity increases, more data must be moved in
 154 and out, increasing the demand for higher I/O bandwidth [5].
 155 The increased bandwidth requirement is often fulfilled by
 156 increasing the I/O clock rate, but such an approach can easily
 157 make the I/O phase to become the phase in a flash command
 158 that draws the peak current. For instance, transferring a 16-KiB
 159 page at a clock frequency of 1.6 GHz can consume up to 50%
 160 of a chip’s maximum power budget [2].

161 Performance scaling through continually increasing the I/O
 162 clock rate is not sustainable and there is a need to funda-
 163 mentally reduce the bandwidth demand. In fact, as we will




Fig. 3. Commercial SSD.




Fig. 4. SiM-enhanced SSD.

164 show in this article, a decrease in I/O bandwidth does not
 165 always result in lower application performance. By filtering
 166 out unnecessary data transfer at its source, it is possible to
 167 operate I/O buses at a reduced clock rate while preserving the
 168 application-perceivable throughput. This article aims to enable
 169 such a filtering at low cost.

170 C. Capacity and Metadata Scaling Must Go Hand-in-Hand

171 Recently, improvements in 3D-NAND Flash memory tech-
 172 nology have made it possible to stack more than 300 layers of
 173 memory cells [5], each cell storing multiple bits. This increases
 174 SSD’s capacity to unprecedented levels. However, without
 175 proportionate scaling of metadata storage, the efficiency of
 176 retrieving the increased volume of data will be seriously
 177 compromised.

178 SSDs use SLC and TLC modes to encode data and metadata
 179 differently in order to meet the specific needs of data and
 180 metadata storage. The speed and durability of SLC mode—
 181 which stores one bit per cell—make it the preferred method
 182 for storing metadata. TLC mode—which stores three bits per
 183 cell—is used for data storage because it has a higher storage
 184 density.

185 Fig. 3 depicts the architecture of a typical commercial SSD.
 186 A small section of the memory cell encoded in SLC is used to
 187 store internal metadata or a write buffer, while the remaining
 188 memory cell encoded in TLC is used to store user data. The
 189 user data section can transition between SLC and TLC depends
 190 on capacity usage. Data are stored in SLC if user utilizes
 191 less than advertised capacity. As more capacity is used, the
 192 SSD controller transparently converts the SLC-encoded data
 193 into TLC. However, such an implicit hybrid model does not
 194 guarantee that the user’s metadata will be accessed optimally.

195 In this article, we propose allocating a portion of the user-
 196 visible capacity to store data indexes, as depicted in Fig. 4. We
 197 implement the index storage with the SiM chip in SLC mode.
 198 Although our model has a lower total capacity than using TLC
 199 mode for the entire user visible capacity, it provides better
 200 metadata access performance and endurance.

201 D. Case for New Chip Optimized for Data Indexing

202 There must be a compelling case for designing a new
 203 hardware solution because it might bring a huge engineering
 204 cost. Data indexing is frequently the first step in querying
 205 large data systems, such as file systems, databases, and search

206 engines for narrowing down the search space. The process of
 207 executing a key query on a typical database index is as follows.
 208 First, an in-memory index structure is queried to locate the
 209 leaf index pages. These leaf index pages can be, for example,
 210 the leaf node of a B-Tree or a bucket in a hash table. Then,
 211 the leaf index page is searched to locate the corresponding
 212 entry. These indexes are so large that they must be stored
 213 on SSDs and loaded into host memory on demand before
 214 the CPU can search the query key in the array of candidate
 215 entries in the index pages. The search is usually performed
 216 using either SIMD or binary search. However, transferring a
 217 large number of index pages between SSD and host memory
 218 for matching is usually the performance bottleneck. It also
 219 consumes significant amount of I/O bandwidth and power.

220 The I/O bottleneck in data indexing between the SSD
 221 and host has led to the development of various near-storage
 222 processing solutions, which conduct data matching in the SSD
 223 controller’s CPU [6], [7]. However, we argue that instead of
 224 loading the vast amount of candidate entries into general-
 225 purpose processors to match with a small query key; we should
 226 reverse the I/O direction by shipping the query key to where
 227 the candidate entries are stored. Several PiM proposals have
 228 used this approach [8], [9], [10]. However, many proposals
 229 incorporate a processing element (PE) into the memory array
 230 or a specialized pattern matching accelerator [11] in the
 231 peripheral circuit, increasing design complexity and manufactur-
 232 ing costs.

233 This article demonstrates the feasibility of adapting the
 234 existing design of NAND flash chips to enable on-chip index
 235 search. We find that index searches can utilize the existing
 236 logic gates within a flash memory chip’s peripheral circuits,
 237 reducing the need for substantial additional hardware invest-
 238 ments. This approach repurposes hardware initially intended
 239 for core data storage functionalities. For instance, the registers
 240 and logic gates within each page buffer (PB), originally
 241 designed for the encoding and decoding of multiple bits within
 242 a memory cell, can be repurposed to execute bit-serial matches.
 243 Similarly, the page-wide counter, initially devised for verifying
 244 data programming, can be adapted for the aggregation of
 245 match results. This strategic repurposing of existing circuits
 246 introduces new indexing capabilities while maintaining the
 247 original functionalities and without significantly affecting the
 248 chip’s area or power budget.

249 III. SEARCH-IN-MEMORY

250 We introduce the SiM chip, which integrates vectorized data
 251 matching into NAND flash memory. This allows data-bound
 252 operations to be executed directly within the SSD, eliminating
 253 the need to transfer index pages to the CPU. Rather than
 254 viewing index pages as opaque data, SiM treats the page
 255 content as an array of fixed-width data.

256 SiM offers a generic SIMD interface, featuring two primary
 257 commands: 1) *search* and 2) *gather*. The *search* command
 258 compares an input key with the data array in the index page,
 259 generating a matching bitmap. Subsequently, the *gather*
 260 command uses this bitmap to extract specific data chunks
 261 within an index page, bypassing nonmatching data. This




Fig. 5. Page format and data encoding.

262 targeted approach reduces the bandwidth waste and excessive
263 energy often linked with full page-sized I/O transfers.

264 A. SiM Page Format

265 As shown in Fig. 5, SiM recognizes a data page as an array
266 of 8-byte data slots, a format central to many index structures,
267 like the leaf node of a B+Tree or an external hash table’s
268 bucket. Thus, a 4-KiB page corresponds to an array with 512
269 data slots.¹ When a search command is performed, the chip
270 matches the 8-byte query key with these slots, returning a
271 512-bit bitmap as the match result.

272 To reduce wiring overhead in the `gather` command imple-
273 mentation, we group every eight data slots into a *chunk*. This
274 chunk serves as the minimal data transfer unit. Optionally,
275 users can treat the first chunk as the page header, using
276 it to store metadata, a practice common in many B+Tree
277 implementations.

278 B. SiM Command Format

279 SiM’s search command consists of the target page address
280 and two 64-bit arguments: 1) a query key and 2) a mask. The
281 mask facilitates the comparison of specific bit ranges, ignoring
282 other positions as “don’t care.” In SiM-indexed relational
283 database tables, where each row corresponds to an 8-byte
284 key and data columns are encoded at specific bit ranges,
285 the mask aids in isolating a specific column for matching.
286 Fig. 5 demonstrates this by encoding rows into 8-byte data and
287 querying based on the gender value, while masking unrelated
288 columns. This command format flexibility enables SiM to
289 support diverse queries through the *BitWeaving* technique [12],
290 which is widely used in database systems to enable high
291 parallelism.

292 SiM’s `gather` command resembles the `gather SIMD`
293 instruction for the CPU: it uses a 64-bit index bitmap to
294 indicate the desired chunks within an index page to read
295 (a page contains 64 chunks). Compared to transmitting the
296 entire page, the `gather` command can significantly reduce
297 the volume of I/O transmission.

298 C. Storage and Match Mode

299 SiM ensures compatibility with existing flash memory
300 chips and preserves their high-density storage functionality by
301 introducing minimal additional hardware. It operates in two
302 modes: 1) *Match Mode* and 2) *Storage Mode*. A flash memory
303 page can function in both modes, but their interpretations
304 differ.

¹Throughout the rest of this article, we use 4 KiB as the logical page size.




Fig. 6. PB (extension to the existing structure marked in red).

305 In *Storage Mode*, the flash memory chip is solely responsi-
306 ble for storing data. It does not interpret the page content. This
307 mode emphasizes high storage density and I/O bandwidth.
308 Consequently, it typically stores multiple bits per memory cell,
309 and the I/O bus operates at a high clock rate.

310 In contrast, *Match Mode* prioritizes efficient data retrieval. It
311 stores only one bit per cell (SLC) to ensure data reliability, and
312 the I/O bus operates at a lower clock rate. This mode does not
313 compromise latency because on-chip matching significantly
314 reduces the amount of data transfer required.

315 SiM dynamically switches between the two modes based
316 on operational requirements. It utilizes *Match Mode* for fore-
317 ground indexing operations, taking advantage of its efficient
318 data retrieval capabilities. On the other hand, it employs
319 *Storage Mode* when writing new data and performing back-
320 ground maintenance, leveraging its high storage density and
321 I/O bandwidth.

322 IV. IMPLEMENTATION

323 A. Extending Existing Circuit

324 Each NAND flash memory plane contains a set of PBs, each
325 associated with a memory bitline, for reading a page from
326 the memory array. Fig. 6 illustrates the typical structure of a
327 NAND flash memory PB, equipped with multiple data latches²
328 and an XOR gate.

329 SiM utilizes the XOR gate for bit matching, in conjunction
330 with the failed bit counting (FBC) circuitry.³ Query key is
331 loaded into Latch 4 and XORed with the memory content
332 stored in Latch 2. The XOR result is stored in Latch 3, where
333 a one-bit signifies a mismatch. SiM’s core data unit, including
334 its query key size and mask size, is 8 bytes (or 64 bits) to align
335 with the FBC’s PB group structure, where every 64 bitlines
336 form a match group. A nonzero count in a PB group indicates
337 a mismatch. Moreover, we add an OR gate to each PB. This
338 allows reading from Latch 2 either when FBC is activated
339 during data programming in *Storage Mode* or when the current
340 query’s mask bitmap has an active bit in the respective bit

²A data latch stores a single bit. Encoding and decoding 3-bit storage require three latches and an XOR gate.

³SSDs store data by injecting electric charges into flash memory cells until they reach a predetermined charge level. After every program operation, the cell states are verified and recorded in Latch 3. A one-bit denotes a mismatch, releasing a small current. The FBC sums these currents, determining if the misprogrammed cells exceed a set limit. Every 64 PBs are grouped and all currents from the group’s PBs are combined using an analog counter, with the current magnitude indicating the count value [13], [14].




Fig. 7. SiM's chip-level design.

341 position in *Match Mode*. Fig. 7 shows SiM's chip design,
 342 incorporating a new signal, *match mode*, to switch between
 343 *Storage Mode* and *Match Mode*.

344 B. On-Chip Matching Workflow

345 The controller initiates on-chip matching using the
 346 *page-open* command, which specifies the target page
 347 address. Upon receiving this, SiM loads the target page from
 348 flash memory into Latch 1. Since SiM permits simultaneous
 349 memory reading and bit matching from a previous round,
 350 active data from the previous round might still be in Latch
 351 2. If so, the newly read data is held in Latch 1 until the
 352 *page-close* command moves it to Latch 2. The next round
 353 then begins with *Optimistic Error Correction* for data integrity
 354 (refer to Section IV-C2).

355 After the initialization, SiM can receive multiple search
 356 command for batch matching. Each search command acti-
 357 vates the deserializer to duplicate and forward the 64-bit query
 358 key to Latch 4 of each PB. In the next clock cycle, Latch 2 and
 359 Latch 4 contents are XORed, and the result is stored in Latch
 360 3. A replicated 64-way mask signal, representing the 64-bit
 361 mask of the query, is linked to every PB. If both the XOR
 362 result in Latch 3 and the mask signal are active, a small current
 363 flows through the FBC switch, signaling a *mismatch*. The
 364 FBC's analog counter then aggregates the 64 match signals.
 365 If there is a mismatch, it emits a nonzero value, which is
 366 identified using a 1-bit voltage comparator. A bitmap of size
 367 $M = 512$, denoting match results from M PB groups (with
 368 each group having 64 PBs), is generated. These results are
 369 stored in latches for synchronization and later transferred to
 370 the I/O bus.⁴

371 SiM performs a *gather* command as follows. First, the
 372 target page is loaded from the flash memory into the L1
 373 latch. Next, the column decoder deserializes the 64-bit index
 374 bitmap, converting it into the entire page, and then sequentially
 375 transmits the selected chunks onto the I/O bus. It is common

⁴Unlike normal data transfer, which sends approximately equal numbers of zero and one bits, the bitmap from the SiM chip mostly comprises zero bits due to the typically low number of matches. This sparsity reduces power consumption during data transmission over modern I/O bus protocols operating in *Low-Tapped Termination*, like NV-LPDDR4 [15], which consumes power only when transmitting one bits.

for a search command to be immediately followed by a
 gather command. In such cases, since the page content
 is already loaded into the PBs, the gather command can
 initiate data transmission without delay.

C. Data Integrity

380
 381 1) *Data Randomization*: In modern SSDs, it is a common
 382 practice to randomize the stored data to ensure data reliability.
 383 This randomization process involves XORing the data bits
 384 with a deterministically generated random bit stream, which
 385 is derived from a seed determined by the page address. When
 386 reading a page, the data is de-randomized using the same
 387 procedure to recover the original data values. In SiM, the
 388 query key is randomized within the *deserializer* using the
 389 same seed that was used to randomize the target page. Since
 390 the random stream is canceled out when XORed twice, we
 391 can perform bit matching in the PB without de-randomizing
 392 the target data page. Unlike conventional randomization, we
 393 initialize the seed for each chunk using the chunk address.
 394 This enables us to de-randomize noncontiguous chunks in the
 395 *gather* command.

396 2) *Optimistic Error Correction*: In order to perform on-
 397 chip matching without transmitting the full page to the SSD
 398 controller, we adopt an optimistic approach of sampling a few
 399 bytes at the beginning of the page for errors. This approach
 400 is based on two rationales. First, a recent work in in-flash
 401 computing [16] has characterized real chips and found that
 402 the SLC pages we adopt, which store one bit per cell, exhibit
 403 no errors for extended periods of time. Second, another recent
 404 work has demonstrated the feasibility of sampling a portion
 405 of a page to determine its overall stability [17].

406 Our optimistic approach is as follows. Before writing a
 407 logical page to the flash memory, we prepend a verification
 408 header to verify data integrity during subsequent page reads.
 409 This verification header includes the current timestamp and an
 410 8-byte predetermined magic number. Additionally, we prepend
 411 an 8-byte CRC checksum calculated over the first chunk and
 412 the two aforementioned fields.

413 When the *page-open* command loads the page content
 414 from the flash memory, both the verification header and the
 415 first chunk are transmitted to the controller. The controller
 416 verifies the chunk using the CRC checksum. If a mismatch
 417 is detected, the controller initiates a full page read to retrieve
 418 the entire page from the PB. The page is then processed
 419 by a dedicated ECC chip, similar to a normal page read. If
 420 an uncorrectable error is detected, the controller adjusts the
 421 sensing voltage using the magic number and performs read-
 422 retries up to a specified maximum number of times [17].

423 Our optimistic error correction approach optimizes the
 424 common case of error absence in SLC pages while providing
 425 a fallback solution for corner cases. Additionally, if the age of
 426 the page, indicated by the write timestamp in the verification
 427 header, exceeds a safety margin, the page is also read out for
 428 error correction and placed in a refresh queue to be rewritten
 429 at a later time, ensuring data reliability.

430 3) *Concatenated Error Correction*: In addition to the ver-
 431 ification header, we also assign a 4-byte ECC parity to each

432 chunk, which is checked in the controller upon loading. The
 433 chunk-level ECC is stored alongside the page-level ECC
 434 parity. This arrangement forms a *concatenated code*, a classic
 435 technique for enhancing data reliability [18]. In our case, this
 436 arrangement enables the `gather` command to perform fine-
 437 grained error correction without the need to load the entire
 438 page to the controller.

439 D. Hardware Overhead

440 We add the mask signal to each PB to control the FBC
 441 switch in match mode and an OR gate to enable the FBC
 442 in data programming in storage mode. We also modify the
 443 column decoder to transmit specific chunks within a page
 444 and adjust the deserializer to distribute the input data across
 445 all page bits. Given that modern NAND flash chips support
 446 reading specific portions of a page (i.e., *Random Data Out*)
 447 and generate test data patterns for reliability tests [19], our
 448 modifications to the column decoder and deserializer are
 449 minimal. Considering the PB and decoder account for under
 450 9% of the total chip area [11], we estimate that SiM adds
 451 around 3% to the overall area overhead.

452 E. Batch Matching

453 SiM offers the capability of batch matching to maximize
 454 the utility of a page read from the flash memory (the page
 455 read latency accounts for the largest portion in the overall on-
 456 chip matching process, so conducting multiple matching can
 457 amortize the page read latency). We implement a deadline-
 458 based command scheduler to evaluate the effectiveness of this
 459 approach. Each command is associated with a deadline upon
 460 submission. The scheduler holds the submitted commands in
 461 a queue until their respective deadlines expire. At that point,
 462 the scheduler searches for other commands in the queue that
 463 target the same page and submits them together as a batch.
 464 We evaluate the scheduler in Section VII-E.

465 V. SYSTEM INTEGRATIONS

466 This section demonstrates how SiM’s versatile interface
 467 makes it possible to integrate it into various data-intensive
 468 systems.

469 A. Database Primary Index

470 The *Primary index* in a relational database maps the primary
 471 key of a table to a pointer indicating the storage location of
 472 the corresponding data row. It is usually implemented with
 473 a B+Tree, as shown in Fig. 8. The internal nodes of the
 474 B+Tree can usually fit within the DRAM, while the leaf
 475 nodes often require on-demand reading from disk [20]. A
 476 leaf node page typically begins with a header that stores
 477 metadata, including a validity bitmap, counters for empty slots,
 478 compression information, and sibling pointers. Following the
 479 header is a compact array of keys and values.

480 The arrangement of keys and values within the leaf nodes
 481 is essential to efficient search of query key on the CPU. For
 482 instance, keys can be stored contiguously or sorted to facilitate
 483 SIMD parallel search and binary search, respectively. The leaf




Fig. 8. SiM-enhanced database primary index.

TABLE I
SiM- VERSUS NON-SiM-BASED PRIMARY INDEX

	SiM	Without SiM
Total I/O	128 B	8192 B
Bus Freq	40 MHz	1600 MHz [21]
Current	11 mA [22]	152 mA [2] (13x)
Energy	63 nJ	1400 nJ (22x)
Latency	3.2 μ s	5.1 μ s (1.6x)

484 nodes can be directly stored in SiM, effectively replacing the
 485 process of on-demand disk I/O and in-CPU search with a
 486 search command to SiM. A leaf node can span multiple SiM
 487 pages. For example, an 8-KiB leaf node can store its key array
 488 in one SiM page and its value array in another SiM page.
 489 A leaf node search involves a search command that targets
 490 the first page, followed by a `gather` command that targets
 491 the second page. These two commands can be internally
 492 pipelined to reduce latency. Storing keys and values separately,
 493 as opposed to storing them in the same page, increases the
 494 parallelism of key search and prevents unnecessary loading of
 495 the value when a key is not found.

496 Table I presents a back-of-the-envelope comparison of
 497 the worst-case energy consumption and latency in data transfer
 498 between a conventional disk-based B-Tree and an SiM-based
 499 B-Tree. The comparison focuses solely on the data transfer
 500 from the flash memory chip’s PB to the SSD controller,
 501 excluding transfer to the host OS. In the absence of SiM,
 502 the entire key and value pages must be read, resulting in an I/O
 503 size of 8 KiB. However, with SiM, the `search` command
 504 sends a 64-byte bitmap, while the `gather` command sends
 505 a 64-byte chunk. The flash chip operates in *Match Mode*
 506 with a bus clock frequency of 40 MHz, whereas without
 507 SiM, the clock frequency defaults to 1600 MHz for higher
 508 bandwidth. Consequently, the peak current of the high-speed
 509 bus is thirteen times greater than that of the low-speed bus.
 510 Energy consumption is 22 times higher without SiM. However,
 511 the latencies of the two approaches are comparable. This
 512 comparison demonstrates that SiM’s data reduction improves
 513 energy efficiency and performance due to enhanced *goodput*.

514 B. Database Secondary Index

515 A secondary index is a data structure in a database that
 516 maps the values of one or multiple columns to the primary
 517 key of a table, enabling efficient retrieval of rows based on
 518 specific column values without the need for a full table scan.
 519 Fig. 9 illustrates an example user table with its secondary
 520 index stored on SiM. Following the key encoding scheme used
 521 in MySQL [23], each row is transformed into an 8-byte key,




Fig. 9. Example encoding of a table for SiM.




Fig. 10. Example usage of SiM: filtering a secondary index.

522 and the encoded keys are stored compactly in a SiM page.
 523 To perform a query that retrieves all female users, the target
 524 value (e.g., female represented by 0x01) is encoded into the
 525 query key, and a mask is constructed based on the position of
 526 the target column. SiM produces a match bitmap, allowing us
 527 to retrieve the user IDs of the matched keys using a gather
 528 command over the same page.

529 C. Database Range Queries

530 A range query in a database table aims to find all k such that
 531 $U > k \geq L$. SiM narrows the search space in two steps. First,
 532 it decomposes the range query into upper-bound and lower-
 533 bound queries. The upper-bound query $U > k$ is transformed
 534 into $2^{\lceil \log_2(U) \rceil} - 1 > k$, where $2^{\lceil \log_2(U) \rceil}$ corresponds to the
 535 smallest value larger than U that is a power of two. The lower-
 536 bound query $k \geq L$ is processed by transforming it into an
 537 upper-bound query of “ $k < L$ ” and then applying a bitwise
 538 NOT operation to the obtained bitmap. The final result of the
 539 range query is obtained by performing a bitwise AND operation
 540 between the two subqueries.

541 Fig. 10 illustrates a secondary index for finding users with
 542 a specific range of the salary column in the same table. The
 543 salary and user ID are encoded in big endian into an 8-
 544 byte key, resembling the bit-sliced index used in analytical
 545 databases [24]. The range query “select * from User
 546 where $2000 < \text{salary} < 7000$ ” is decomposed into
 547 upper-bound and lower-bound queries. In Fig. 10, the upper-
 548 bound query is transformed into “salary ≤ 8191 .” By
 549 examining the most significant bits, we determine that the 0th
 550 to 2nd bits of both 7000 and 8191 are zero. Any integer with
 551 the 0th to 2nd bits being zero is guaranteed to be smaller than
 552 8191. The 0th to 2nd bits in the query key are set to zero while

553 masking out the rest of the bit positions. The search returns
 554 the bitmap 110 because 800 and 4000 satisfy the conditions.
 555 The lower-bound query is transformed into “Not (salary
 556 ≤ 1023),” which returns the bitmap 011. Combining the
 557 two subqueries give the final result: 010.

558 Although the result encompasses more elements than the
 559 actual range, it effectively reduces the search space for
 560 subsequent fine-grained filtering. We make the design choice
 561 of only implementing exact equality matching over exact range
 562 search because this allows us to repurpose existing circuitry in
 563 the hardware implementation without the need for additional
 564 circuits, as further discussed in Section IV-B. There is no bit
 565 dependencies in exact equality matching. Thus, the matching
 566 can be finished in one pass, and the interbit wiring cost can
 567 be saved.

568 Nevertheless, users have the flexibility to conduct multipass
 569 comparisons to achieve their desired level of confidence. This
 570 can be achieved by masking out the previously compared MSB
 571 bit region and recursively compare the masked-out number.
 572 Furthermore, in the field of data analytics, precise results are
 573 often unnecessary. When the keys are uniformly distributed,
 574 our approximate range query can have low error rates [24].

575 D. Redistributing Data

576 Many data structures used in disk-based systems partition
 577 and redistribute data to improve performance. For instance,
 578 when a B-Tree or extendible hash table becomes full, it
 579 splits a full node or bucket into two. LSM-Trees perform
 580 compaction when a level reaches its capacity. Log-structured
 581 data structures require periodic garbage collection to free up
 582 space. In database systems, the join operation combines data
 583 from multiple tables using a hash table, which necessitates
 584 partitioning the dataset to ensure efficient data access during
 585 queries. These operations involve reading data from disk and
 586 rearranging them in memory. Data redistribution can result in
 587 high temporary memory usage and CPU spikes, especially in
 588 log-structured storage where data for the same partition can
 589 be scattered across multiple files. This can cause significant
 590 performance issues for frontend user services. Because of its
 591 significance, there have been calls for specialized hardware
 592 acceleration [25]. However, with SiM, data redistribution
 593 can be performed incrementally by keyspace partitioning.
 594 Partitioning the key space using a specific bit slice from the
 595 key, similar to a radix tree, allows us to locate a particular
 596 partition using the search command and collect the data
 597 using the gather command. By gathering one partition at
 598 a time, we can avoid loading data that do not belong to the
 599 specific partition, effectively reducing the I/O and memory
 600 overhead.

601 VI. EXPERIMENTS

602 A. Experimental Setup

603 1) *Hardware*: We implement the search command and
 604 gather command by defining two new NVMe commands.
 605 We encode the SiM-specific payloads in NVMe’s vendor-
 606 specific dataset management (DSM) opcode and extend
 607 NVMe’s kernel driver to parse the new command formats.

TABLE II
HARDWARE PARAMETERS

3D NAND flash chip parameters	
(Channel, Package)	(8, 1)
(Die, Plane, Block, Page)	(2, 1, 32, 128)
(Read, Program, Erase)	(16 μ s, 80 μ s, 1 ms)
(Flash Page Size, Cell type)	(4 KiB, SLC)
SiM Clock Cycle	10
SiM Clock Frequency	33 MHz
External I/O	
Interface	PCIe Gen 3
Bus Width	128
Bus Clock	250MHz
Internal I/O Bus	
Interface	NV-DDR3 (ONFi 4.x)
Bandwidth (Match mode)	80 MT/s
Bandwidth (Storage mode)	800 MT/s
Bus Width	8
Power Settings	
(Bus Voltage, NAND Voltage)	(1.2V, 3.3V)
Bus Active / Idle Current	5mA / 10uA
NAND Read/Program Current	25mA, 25mA
SiM Current	2.5mA




Fig. 11. SiM and baseline setup in the experiment.

We prototyped and simulated SiM on Amber [26], a high-fidelity SSD emulator. Table II shows the hardware parameters we used. The I/O bandwidth for SiM’s match command is configured 80 MT/s (NV-DDR3’s timing mode 1), which is 10% of the typical bandwidth for full-page I/O. This setting can lower the I/O bus’s operation current⁵ and the peak power. Thanks to the reduced I/O volume, the latency and the energy is minimally effected. I/O requests are scheduled in a first-come–first-serve manner, but a deadline-based scheduler is also evaluated in Section VII-E.

2) *Data Structure*: We create a generic index that consists of an in-memory top-level index and a collection of disk pages, each containing a compact array of key–value pairs. The top-level index maps a key to its on-disk page, as shown in Fig. 11. If it is implemented as a B-Tree, the on-disk pages correspond to the leaf nodes. If implemented as a hash table, on-disk pages correspond to hash buckets. The on-disk page is then loaded into the operating system’s page cache, from which the value can be searched. The on-disk index is set to 650 MiB, taking 65% of the simulated SSD’s capacity. We ensure that there is enough spare space to prevent SSD space reclamation, allowing for a more focused evaluation.

3) *Baseline Setup*: Our baseline is the traditional CPU-centric architecture, which reads entire pages from disk and stores frequently accessed pages in the page cache. SiM, on the other hand, bypasses the page cache by sending a search

⁵While higher timing modes typically incur higher operational current as in Table I, we set the I/O bus current consumption of the baseline also to 5mA assess the inclusion of advanced power optimization [15].

TABLE III
QUERY CONCENTRATION IN DIFFERENT DISTRIBUTIONS

	1st	2nd	3rd	4th
Uniform	0.03%	0.03%	0.03%	0.03%
Skewed ($\alpha = 0.5$)	0.23%	0.12%	0.11%	0.07%
Very Skewed ($\alpha = 0.9$)	17.00%	2.54%	1.53%	1.08%

command to the on-disk page address of a key specified by the in-memory index, determining the key’s position in the page, and retrieving the desired values using a `gather` command. As we will see later, bypassing the page cache effectively frees it up for other uses, such as write buffering. Thanks to the small transmission size, SiM communicates with the host OS entirely through NVMe’s command interface (i.e., MMIO) and bypass the conventional DMA procedures. Note that this article lacks direct comparison with ParaBit [27] and CoX-PM [11] due to differing application scenarios and difficulties in accurately reproducing their proprietary environments.

4) *Workloads*: We customize the Yahoo! Cloud Serving Benchmark (YCSB) [28], [29] and subject the index to various query distributions and read/write patterns to evaluate it across various application scenarios. Using Linux’s CGroup, we downscale the page cache size to various ratios of the on-disk index size. The term *Cache Coverage* refers to this ratio. For example, a Cache Coverage of 50% indicates that the page cache size is 325 MiB, which is 50% of the on-disk index size (650 MiB). A Cache Coverage of 0% indicates that caching is disabled.

We begin collecting statistics only after the initial data has been loaded into the SSD and the workload has run for 30% of its designated length to ensure the system reaches steady state. We disable periodic cache flushing of dirty pages to better understand the systems’ sensitivity to varying cache sizes.

5) *Query Distribution*: Table III illustrates query concentration across different distributions. In many online services, it is common for a small number of queries to dominate the workload. This phenomenon is modeled using Zipf’s distribution for both skewed ($\alpha = 0.5$) and very skewed ($\alpha = 0.9$) scenarios, alongside a uniform distribution for comparison. The uniform distribution shows an even spread, whereas the very skewed distribution ($\alpha = 0.9$) shows a significant dominance of the top queries, with the most frequent accounting for 17% of the total workload.

VII. RESULTS

A. Overall Speedup

Fig. 12 displays SiM’s overall speedup in terms of query per second (QPS)⁶ compared to the baseline. The y-axis represents the varying percentage of read requests in the workload. 100% indicates a completely read-only workload, while 20% indicates a write-intensive workload. The x-axis depicts different cache coverage. 0% disables the page cache and directs all I/O to the SSD. 10% and 25% would be the typical configuration for real-world system to balance

⁶A workload’s QPS is a measure of its throughput calculated as the number of queries divided by the completion time (excluding the first 30% of queries designated as warmup period).




Fig. 12. SiM's query-per-second speedup over baseline.




Fig. 13. SiM's energy consumption over baseline.

680 performance and hardware cost. We make several observations
681 from Fig. 12.

- 682 1) The baseline supported with cache performs 8%–20%
683 better than SiM in read-only workloads. This is to
684 be expected, given that SiM bypasses the page cache
685 and requires additional cycles for on-chip matching,
686 whereas the baseline may avoid I/O by searching the
687 pages stored in the page cache directly. One possible
688 solution is to send search commands to the same page in
689 batches to amortize the latency of reading from NAND
690 flash memory—a technique evaluated in Section VII-E.
691 Another option is to cache the retrieved keys. This
692 fine-grained management can make better use of cache
693 space than traditional page-level caching, but it can
694 significantly complicate index designs.
- 695 2) SiM outperforms 3×–9× in write-intensive workloads.
696 This is because SiM does not use read caching, so
697 the cache can be used for write buffering. Because
698 writes are significantly more expensive than reads on
699 SSDs, increasing write buffering can improve overall
700 performance and extend SSD lifespan. This is consistent
701 with the design of many modern database engines, such
702 as RocksDB, where read requests bypass page cache to
703 avoid prematurely evicting dirty pages from cache.
- 704 3) When cache coverage is zero, all I/O goes directly to
705 the SSD, and the locality difference in query distribution
706 has no effect on performance. When cache coverage is
707 high (75%), SiM has few performance advantages over
708 the baseline because the cache is large enough to absorb
709 page updates that would otherwise be evicted under low
710 cache coverage.

711 B. Energy Consumption

712 Fig. 13 compares SiM's energy consumption with the base-
713 line. This analysis favors the baseline because it only considers

714 the energy consumption of the NAND flash chip, ignoring the
715 energy consumption of the CPU and DRAM, which are diffi-
716 cult to accurately characterize. It also equalizes the baseline's
717 bus I/O current consumption with SiM's to incorporate recent
718 power optimization for high-frequency I/O bus [15]. Even
719 with these assumptions, SiM still reduces energy consumption
720 by 10%–45% at typical cache coverage levels (10%–50%).
721 A cache coverage of 75% is only a reference as it does
722 not account for the significant DRAM energy consumption
723 required to provide a large memory space. SiM's ability to
724 lower write traffic is what accounts for the lower energy use,
725 as further explored in Fig. 16(a).

726 SiM's ability to reduce read I/O also contributes to energy
727 savings. In contrast to the baseline, which sends complete key
728 and value pages (each 4 KiB) to the host OS via the PCIe
729 bus, SiM only transmits the result bitmap (64 B) from the
730 key page and the necessary chunk (64 B) from the value page
731 for a random point query, where only one chunk is needed.
732 This strategy decreases data transmission over the PCIe bus by
733 64 times. In the internal I/O bus, SiM needs to transfer another
734 256 B for integrity verification upon page open, but this still
735 reduces I/O by 21 times. This is why, despite using a 10-times
736 slower bus timing mode, SiM can reduce I/O transmission
737 delay and bus active time by 2.1 times.

738 SiM's I/O reduction lowers queuing delays and shortens
739 the SSD's active period. These benefits effectively offset the
740 additional energy consumed by SiM for on-chip matching
741 operations.

742 C. Read Latency

743 Fig. 14 compares SiM's median read latency reduction to
744 the baseline. This reduction varies from 30% to 89% across
745 workloads, whether skewed or uniformly distributed. Note that
746 this analysis inherently favors the CPU-centric baseline, as




Fig. 14. SiM's median read latency reduction.






Fig. 15. SiM's tail read latency reduction.



(a)



(b)

Fig. 16. Detailed comparison at 40% Read, Random Dist. (a) Amount of writes relative to no caching. (b) Median read latency.

latencies between SiM and the baseline under a random query 757
distribution and a 40–60 read–write workload. Here, error bars 758
denote the 25th and 75th percentiles, with SiM demonstrating 759
narrower error bars. This suggests a more consistent response 760
time, which is crucial for services directly interacting with 761
users. 762

In write-intensive workloads, SiM has lower read latency 763
than the baseline in mid-range cache coverage where the write 764
set size exceeds the cache capacity. In this case, new writes can 765
evict both clean and dirty pages. Clean page eviction degrades 766
read performance due to cache misses, whereas dirty page 767
eviction causes lengthy queueing delays for read operations. 768
SiM's cache bypass strategy, as discussed in Section VII-A, 769
alleviates this effect. 770

D. Tail Read Latency 771

Fig. 15 presents the tail read latency (99th percentile) 772
improvements SiM achieves over the baseline. Although the 773
variability between the 25th and 75th percentile latencies 774
is less for SiM, in rare cases, SiM may exhibit significantly 775
higher latency compared to the baseline, particularly in 776
workloads where read requests are infrequent and highly 777
skewed. Closer examination reveals differing write patterns: 778
the baseline experiences consistent write activity, whereas SiM 779
may face sporadic peaks in write demand. This is attributed 780
to SiM's page cache being primarily composed of dirty pages 781
from data writes. Consequently, initiating a new write could 782
trigger a chain reaction of writing back dirty pages, potentially 783
delaying read requests substantially. In contrast, the baseline 784
system's page cache contains some clean pages fetched from 785
the SSD, which can be evicted immediately to buffer data 786
writes, avoiding such corner cases. 787

747 we omit the CPU's search time for locating the target key
748 after key pages have been loaded into host OS's memory.
749 In contrast, for SiM, we include the latency incurred by on-
750 chip matching operations. Despite this discrepancy that could
751 advantage the baseline, SiM still demonstrates superior latency
752 improvements.

753 In read-only workloads, SiM outperforms the baseline
754 particularly when the baseline is allocated less cache. This can
755 be attributed to the longer I/O transmission of the full page
756 transfer. Fig. 16(b) zooms in on the comparison of median read




Fig. 17. QPS speedup of batch submission (top) and merge probability (bottom).

To mitigate this issue, implementing an I/O scheduler that gives priority to reads over writes could prevent read starvation. Alternatively, preempting writes in favor of reads—a strategy proposed for ultralow-latency SSDs [30]—could also be effective. Future research should explore replacing our current first-come-first-serve I/O scheduling with more sophisticated strategies to assess their impact on reducing tail latency.

E. Batch CiM Submission

Section IV-E introduces a deadline scheduler aiming to reduce NAND flash memory's read latency by batching search command for identical pages. Each search command is assigned a deadline of $4 \mu\text{s}$, which constitutes 25% of the $16\text{-}\mu\text{s}$ read latency for SLC memory. The upper heatmap of Fig. 17 presents the query-per-second improvement when using the deadline scheduler, compared to SiM's performance without it. The lower heatmap indicates the probability that a query will target the same page as another unexpired query in the scheduler. As the concentration of queries increases, indicated by a rising Zipf's α value, the probability of multiple queries targeting the same page increases, resulting in a 3.7-fold boost in throughput at $\alpha = 1.3$ for purely read-only workloads. However, such an α value is way beyond what a normal workload would exhibit. Setting a longer expiration time can also improve throughput, but at the expense of prolonged latency. We conclude that the deadline scheduler is ineffective for low-latency SSDs because the overhead outweighs the benefits.

F. Sensitive Analysis on Full-Page Read Ratio

While SiM excels in precise data retrieval, the need for full-page reads remains crucial. For instance, indices in read-heavy analytic databases require summing data across entire pages. Similarly, the write-optimized LSM-Tree index, while needing efficient support for random point queries, also necessitates compaction—a garbage collection process that reads indices in full pages for merging. This leads us to assess how variations in the volume of full-page reads affect overall performance across different query distributions and in both read- and write-dominant workloads. Fig. 18 illustrates the relative query-per-second speedup of SiM compared to the baseline where all reads are full-page (on the left-most side of the x -axis). Observe that as the proportion of SiM reads within




Fig. 18. QPS speedup versus full-page read ratio.

the workload increases, so does performance. This effect is evident in both read- and write-dominant scenarios, though more markedly in the latter. On the other hand, the influence of varying query distributions on this trend appears minimal.

VIII. RELATED WORKS

Numerous research efforts have been made on minimizing data transfers through early data filtering, which can be broadly classified into near-storage computing approaches—such as SmartSSD or custom circuits attached to flash memory controllers [31]—and on-chip computing approaches like SiM. Near-storage computing reduces I/O between the host and SSD, whereas on-chip computing reduces data movement from within the SSD itself. On-chip approaches can be analog-based or digital-based. Analog approaches, such as Tseng et al. [9], are well suited for error-tolerant applications like machine learning but fall short for the precise data matching required in indexing. Digital approaches, like Parabit [27] and Flash Cosmos [16], use the existing flash memory sensing mechanisms for bulk bitwise operations, such as AND and OR across flash pages. SiM also utilizes the existing PB circuits but has a different programming model. Unlike Parabit and Flash Cosmos, where both operands are page-sized and must be preprogrammed into the same NAND block prior to the computation, SiM operates with a small query and a page for comparison, making it more efficient to deal with small, dynamically loaded operands.

CoX-PM [11] incorporates error correction and pattern matching circuits into the NAND flash memory. SiM, on the other hand, chooses not to perform on-chip error correction due to its complexity, instead relying on Optimistic Error Correction on SLC pages and the SSD controller's existing ECC chips. SiM also opts not to evaluate complex pattern matching in hardware, instead using software to decompose complex queries into elementary instructions that are cheaper to implement in hardware. ICE [10] integrates 8-bit integer multiplication into the peripheral circuits for on-chip vector matching. Unlike CoX-PM and ICE, SiM strives to repurpose existing circuits and minimize additional circuits to reduce hardware testing costs and accelerate adoption.

IX. CONCLUSION

This article introduced the SiM chip, a novel solution aimed at overcoming the bottleneck in data indexing through

873 on-chip data matching. SiM introduces simple yet versatile
 874 commands for fine-grained data searching and gathering.
 875 These commands, despite their simplicity, enable complex,
 876 data-intensive operations found in various data structures to be
 877 accelerated. SiM's command structure allows for cost-effective
 878 implementation with minimal modifications to existing circuit
 879 designs. Furthermore, SiM can be combined with readily
 880 available high-capacity NAND flash memory chips to create
 881 a hybrid SSD that effectively realize the principle of data-
 882 metadata separation.

883 SiM has undergone extensive testing under a variety of
 884 workload and system constraints. Evaluation shows up to 9×
 885 speedup in write-intensive workloads and up to 45% energy
 886 savings due to reduced read and write I/O and better utilization
 887 of host's cache space. SiM reduces median and tail read
 888 latency by up to 89% and 85%, respectively. As a future work,
 889 we aim to integrate SiM technology into actual key-value
 890 and relational database systems to enhance their efficiency in
 891 garbage collection and range queries. Developing a hardware
 892 prototype is also planned.

893 REFERENCES

- 894 [1] H. Zhang, D. G. Andersen, A. Pavlo, M. Kaminsky, L. Ma, and R. Shen,
 895 "Reducing the storage overhead of main-memory OLTP databases with
 896 hybrid indexes," in *Proc. Int. Conf. Manag. Data (SIGMOD)*, 2016,
 897 pp. 1567–1581.
- 898 [2] J. S. P. L. Yu and L. Pilolli, "Peak power management in a memory
 899 device," U.S. Patent 1 152 049 7B2, Feb. 2020.
- 900 [3] J. H. Yuh et al., "A 1-Tb 4-b/cell 4-plane 162-layer 3-D flash memory
 901 with 2.4-Gb/s IO interface," *IEEE J. Solid-State Circuits*, vol. 58, no. 1,
 902 pp. 316–328, Jan. 2023.
- 903 [4] L. Nubile et al., "Power management architectures for high performance
 904 NAND systems," in *Proc. IEEE Workshop Microelectron. Electron
 905 Devices (WMED)*, 2023, pp. 1–4.
- 906 [5] B. Kim et al., "28.2 A high-performance 1Tb 3b/cell 3D-NAND flash
 907 with a 194MB/s write throughput on over 300 layers i," in *Proc. IEEE
 908 ISSCC*, 2023, pp. 27–29.
- 909 [6] J. Im, J. Bae, C. Chung, and S. Lee, "PinK: High-speed in-storage
 910 key-value store with bounded tails," in *Proc. USENIX ATC*, 2020,
 911 pp. 173–187.
- 912 [7] Y. Kang et al., "Towards building a high-performance, scale-in key-value
 913 storage system," in *Proc. 12th ACM Int. Conf. Syst. Storage (SYSTOR)*,
 914 2019, pp. 144–154.
- 915 [8] O. Mutlu, S. Ghose, J. Gómez-Luna, and R. Ausavarungnirun, "A
 916 modern primer on processing in memory," 2022, *arXiv:2012.03112*.
- 917 [9] P.-H. Tseng et al., "In-memory-searching architecture based on 3D-
 918 NAND technology with ultra-high parallelism," in *Proc. IEEE IEDM*,
 919 2020, pp. 36.1.1–36.1.4.
- 920 [10] H.-W. Hu et al., "ICE: An intelligent cognition engine with 3D NAND-
 921 based in-memory computing for vector similarity search acceleration," in
 922 *Proc. 55th IEEE/ACM MICRO*, 2022, pp. 763–783.
- [11] M. Chun, J. Lee, S. Lee, M. Kim, and J. Kim, "PiF: In-flash acceleration
 923 for data-intensive applications," in *Proc. 14th ACM Workshop Hot Topics
 924 Storage File Syst. (HotStorage)*, 2022, pp. 106–112.
 925
- [12] Y. Li and J. M. Patel, "BitWeaving: Fast scans for main memory data
 926 processing," in *Proc. ACM SIGMOD Int. Conf. Manag. Data*, 2013,
 927 pp. 289–300.
 928
- [13] Y.-h. C. T.-h. Kim, B.-S. Lim, and S.-W. Shim, "Non-volatile
 929 memory device and memory system including the same," U.S. Patent
 930 20 180 075 918 A1, Dec. 2018.
 931
- [14] N. Choi and J. Kim, "Modeling and simulation of NAND flash memory
 932 sensing systems with cell-to-cell Vth variations," in *Proc. IEEE/ACM
 933 ICCAD*, 2020, pp. 1–8.
 934
- [15] J. Cho et al., "30.3 A 512Gb 3b/cell 7th-generation 3D-NAND flash
 935 memory with 184MB/s write throughput and 2.0Gb/s interface," in *Proc.
 936 IEEE ISSCC*, 2021, pp. 426–428.
 937
- [16] J. Park et al., "Flash-Cosmos: In-flash bulk bitwise operations using
 938 inherent computation capability of NAND flash memory," in *Proc. 55th
 939 IEEE/ACM MICRO*, 2022, pp. 937–955.
 940
- [17] Q. Li et al., "Shaving retries with sentinels for fast read over high-density
 941 3D flash," in *Proc. 53rd Annu. IEEE/ACM MICRO*, 2020, pp. 483–495.
 942
- [18] G. D. Forney, *Concatenated Codes*. Cambridge, MA, USA: MIT Press,
 943 1965.
 944
- [19] H. M. Cao, F. Liu, Q. Wang, Z. C. Du, L. Jin, and Z. L. Huo, "An
 945 efficient built-in error detection methodology with fast page-oriented
 946 data comparison in 3D NAND flash memories," *Electron. Lett.*, vol. 58,
 947 no. 12, pp. 483–485, 2022.
 948
- [20] G. Graefe, "Modern B-tree techniques," *Found. Trends® Databases*,
 949 vol. 3, no. 4, pp. 203–402, 2011.
 950
- [21] Open NAND Flash Interface (ONFI) Working Group, *ONFI 4.1 Gold
 951 Specification*, ONFI, Hillsboro, OR, USA, 2017.
 952
- [22] "YMTC Gen2 256Gb TLC Datasheet (Client rev0.2)," Data Sheet,
 953 YMTC Corp., Wuhan, China, 2019.
 954
- [23] Y. Matsunobu, S. Dong, and H. Lee, "MyRocks: LSM-tree database
 955 storage engine serving Facebook's social graph," *Proc. VLDB Endowm.*,
 956 vol. 13, no. 12, pp. 3217–3230, Aug. 2020.
 957
- [24] N. Potti and J. M. Patel, "DAQ: A new paradigm for approximate query
 958 processing," *Proc. VLDB Endow.*, vol. 8, no. 9, pp. 898–909, May 2015.
 959
- [25] T. Zhang et al., "FPGA-Accelerated compactions for LSM-based key-
 960 value store," in *Proc. 18th USENIX FAST*, 2020, pp. 225–237.
 961
- [26] D. Gouk et al., "Amber: Enabling precise full-system simulation with
 962 detailed modeling of all SSD resources," in *Proc. 51st Annu. IEEE/ACM
 963 MICRO*, 2018, pp. 469–481.
 964
- [27] C. Gao, X. Xin, Y. Lu, Y. Zhang, J. Yang, and J. Shu, "ParaBit:
 965 Processing parallel bitwise operations in nand flash memory based
 966 ssds," in *Proc. 54th Annu. IEEE/ACM MICRO*, 2021, pp. 59–70.
 967
- [28] B. F. Cooper, A. Silberstein, E. Tam, R. Ramakrishnan, and R. Sears,
 968 "Benchmarking cloud serving systems with YCSB," in *Proc. 1st ACM
 969 SoCC*, 2010, pp. 143–154.
 970
- [29] Y.-C. Chen, C.-F. Wu, Y.-H. Chang, and T.-W. Kuo, "ZoneLife:
 971 How to utilize data lifetime semantics to make SSDs smarter," *IEEE
 972 Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 42, no. 8,
 973 pp. 2488–2499, Aug. 2023.
 974
- [30] W. Cheong et al., "A flash memory controller for 15us ultra-low-latency
 975 SSD using high-speed 3D NAND flash with 3us read time," in *Proc.
 976 IEEE ISSCC*, 2018, pp. 338–340.
 977
- [31] D. Fakhry, M. Abdelsalam, M. W. El-Kharashi, and M. Safar, "A review
 978 on computational storage devices and near memory computing for high
 979 performance applications," *Memories Mater., Devices, Circuits Syst.*,
 980 vol. 4, Jul. 2023, Art. no. 100051.
 981