Implementing Neural Networks on Nonvolatile FPGAs With Reprogramming

Hao Zhang¹⁰, Student Member, IEEE, Jian Zuo, Huichuan Zheng, Sijia Liu, Meihan Luo, and Mengying Zhao¹⁰

Abstract-NV-FPGAs have attracted significant attention in 2 research due to their high density, low leakage power, and 3 reduced error rates. The nonvolatile memory (NVM) crossbar's 4 compute-in-memory (CiM) capability further enables NV-FPGAs 5 to execute high-efficiency, high-throughput neural network (NN) 6 inference tasks. However, with the rapid increase in network 7 size and considering that the parameter size often exceeds 8 the memory capacity of the field programmable gate array 9 (FPGA), implementing the entire network on a single FPGA 10 chip becomes impractical. In this article, we utilize FPGA's 11 inherent run time reprogramming feature to implement over-12 sized NNs on NV-FPGAs. This approach splits NN models 13 into multiple tasks for the cyclical execution. Specifically, we 14 propose a performance-driven task adapter (PD-Adapter), which 15 aims to achieve high-performance NN inference by employing 16 the task deployment to optimize settings, such as processing 17 element size and quantity, and the task switching to select the 18 most suitable switching type for each task. We integrate the 19 proposed PD-Adapter into an open-source toolchain and evaluate 20 it. Experimental results demonstrate that the PD-Adapter can 21 achieve a run time reduction of 85.37% and 76.12% compared 22 to the baseline and execution-time-first policy, respectively.

Index Terms—Compute-in-memory (CiM), neural network
 (NN) inference, nonvolatile field programmable gate arrays
 (FPGAs), nonvolatile memory.

I. INTRODUCTION

26

FIGLD programmable gate arrays (FPGAs) have become prominent in big data, edge computing, and image processing due to their flexibility and energy efficiency. Their inherent programmability enables seamless adaptation to these applications' diverse and evolving requirements, providing a cost-effective and highly adaptable solution. Significant advances in chip process technology over the past two decades have resulted in a downscaling from the micrometer to nanometer scale, facilitating the integration of increased computational and memory resources to meet the demands of large-data applications. However, this progression presents considerable challenges for the traditional static randomaccess memory (SRAM)-based FPGAs, primarily due to the SRAM's limited density and substantial leakage power. In

Manuscript received 10 August 2024; accepted 10 August 2024. This work was supported in part by the Natural Science Foundation of China (NSFC) under Grant 62372270. This article was presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Mengying Zhao.*)

The authors are with the School of Computer Science and Technology, Shandong University, Qingdao 266237, China (e-mail: zhaomengy-ing@sdu.edu.cn).

Digital Object Identifier 10.1109/TCAD.2024.3443708



Fig. 1. Typical NVM-based CiM architecture. (a) Schematic of a crossbar architecture. (b) CiM for neural computation.

recent years, emerging nonvolatile memories (NVMs) have 41 offered new avenues for the FPGA design enhancement. 42 Compared to SRAMs, NVMs provide greater scalability, lower 43 leakage power, nonvolatility, and superior error resistance. The 44 feasibility of integrating various NVMs, such as phase change 45 memory (PCM) [1], resistive RAM (RRAM) [2], and magnetic RAM (MRAM) [3], into FPGA has been successfully 47 demonstrated [1], [4], [5], [6], [7], [8], [9]. 48

Furthermore, the NVM crossbar architecture intrinsically 49 supports in-memory computing [10], [11], [12], [13]. Fig. 1 50 illustrates the ability of the NVM crossbar to execute the 51 matrix-vector multiplication (MVM) operations with significant parallelism by mapping weights to the conductance of 53 NVM cells and synchronizing vectors with the input voltage. 54 Several research efforts have exploited this characteristic to 55 equip NV-FPGAs with compute-in-memory (CiM) capability. 56 For example, Ji et al. [14] integrated NVM crossbars into 57 FPGA chips. Zha and Li [15] developed an NVM-based 58 multifunctional block by transforming configurable blocks 59 and routing structures. Zhang et al. [16] modified the struc-60 ture of the on-chip memory, enhancing its computational 61 functionality. These NVM crossbars and peripheral circuits 62 integrated into the FPGA are referred to as CiM blocks. 63 The combination of the CiM block's high parallel opera-64 tor execution capability and the FPGA's flexible function 65 configuration ability allows NV-FPGAs to meet the high-66 throughput computational demands of the neural network 67 (NN) inference. Fig. 2 illustrates how these studies establish 68 one or more CiM blocks as processing elements (PEs) units essential for NN computation on the NV-FPGA chip. The 70 weight parameters are preprogrammed into the CiM blocks, 71 and during operation, only the input vector representing the 72 feature map is transmitted to the PE units based on the 73

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 2. CiM-block-based MVM PE implementation in NV-FPGA.

⁷⁴ CiM blocks, enabling high-throughput MVM. The CiM block
⁷⁵ enhances NV-FPGAs' ability to handle the large-scale MVMs,
⁷⁶ leading to higher throughput in the NN inference. However,
⁷⁷ these studies typically assume that the CiM block resources
⁷⁸ in NV-FPGAs are extensive enough to accommodate all the
⁷⁹ NN parameters. As NNs evolve and increase in scale, their
⁸⁰ parameters also increase correspondingly. This enhances their
⁸¹ ability to learn the complex patterns and perform a broader
⁸² range of tasks, but often exceeds the available resources of
⁸³ CiM blocks in NV-FPGAs.

The inherent run time reprogramming feature of 84 85 FPGAs has been widely applied in run time configurable ⁸⁶ systems and run time context switching systems [17], [18], 87 [19], [20]. In this article, we employ this feature to introduce ⁸⁸ an NN inference implementation designed to deploy oversized 89 NNs on the resource-limited platforms. We segment the NN ⁹⁰ model into multiple tasks, with each task encompassing the ⁹¹ implementation of PE for the corresponding layer. These tasks ⁹² are sequentially reprogrammed into the FPGA chip to enable 93 the task switching during run time. Task switching is divided ⁹⁴ into two categories based on the content of reprogramming: 95 1) "reflash" and 2) "reconfiguration." As shown in Fig. 3(a), ⁹⁶ reflash refers to task switching that utilizes the PE structure of ⁹⁷ the previous task, only reprogramming the weight parameters ⁹⁸ in the CiM blocks. However, when the PE size of the previous 99 task does not meet the computational requirements of the 100 current task or is inefficient, task switching needs to be achieved through reconfiguration. As shown in Fig. 3(b), 101 102 reconfiguration refers to the task switching that involves 103 constructing new PE implementations, entailing changes in 104 the weight parameters, the size of the PEs, and the number 105 of PEs. The amount of data that needs to be reprogrammed different for these two task switching types, and the time 106 İS cost is also different. We can flexibly design the choice 107 108 between reflash and reconfiguration, aiming to reduce the ¹⁰⁹ overall run time while implementing the oversized NNs. The 110 main contributions are as follows.

 We utilize the inherent run time reprogramming feature of FPGAs to introduce an NN inference implementation tailored for the oversized NNs on the NV-FPGAs.

2) We propose the performance-driven task adapter (the PD-Adapter), aiming to optimize the NN inference performance through the strategic task deployment and task switching, thereby enhancing both the task execution efficiency and the task switching time.



Fig. 3. Task switching by reflash or reconfiguration. (a) Reprogramming only the weight parameters used in task n+1. (b) Reprogramming both the weight parameters and connection.

 We integrate the proposed PD-Adapter into an opensource FPGA synthesis toolchain and evaluate its 120 effectiveness on the CiM block-equipped NV-FPGA 121 platform. 122

The remainder of this article is organized as follows. ¹²³ Section II reviews the preliminaries of NV-FPGA and summarizes the related work. Section III shows motivation ¹²⁵ examples to briefly explain the task deployment and switching. ¹²⁶ Section IV details the implementation of the oversized NNs ¹²⁷ on the NV-FPGAs. Section V presents the evaluation results, ¹²⁸ followed by the conclusion in Section VI. ¹²⁹

II. PRELIMINARIES AND RELATED WORK

130

135

In this section, we first introduce the background of the ¹³¹ FPGA architecture and programming techniques. Then, we ¹³² summarize the related works involving CiM and run time ¹³³ switching on the NV-FPGAs. ¹³⁴

A. FPGA Architecture and Programming Techniques

Fig. 4 illustrates a conventional island-style FPGA architec- 136 ture, which primarily consists of the configurable elements, 137 including configurable logic blocks (CLBs), connection boxes 138 (CBs), and switch boxes (SBs). Each of these components 139 contains a series of memory cells, and the required logi- 140 cal functions are achieved by preprogramming the memory 141 cells. To accommodate escalating computational and buffering 142 requirements, contemporary FPGAs incorporate heteroge- 143 neous resources like the block random access memories 144 (BRAMs) and digital signal processors (DSPs) directly onto 145 the FPGA die. CLBs can implement both the combinational 146 and sequential logics. SBs and CBs, strategically positioned 147 throughout the FPGA chip, facilitate versatile connectivity 148 among the computational units, memory resources, and I/O 149 interfaces. Due to the advantages of nonvolatility, high density, 150 and near-zero leakage power, emerging NVMs are proposed 151 to replace the current SRAMs in FPGA platforms, leading to 152 designs of nonvolatile FPGAs [3], [21], [22]. Furthermore, the 153 NVM-based CiM blocks are introduced to enhance the FPGA's 154 processing capability, utilizing the electrical characteristics 155 of the NVM crossbars to achieve highly parallel, low-power 156 in-situ computation operations [14], [15], [16]. Like the traditional resources, such as DSPs and CLBs, the CiM blocks are 158 distributed throughout the FPGA. 159



Fig. 4. Typical island-style FPGA architecture [23].

The applications will be implemented on the FPGA by 160 the logic and physical synthesis. In the logic synthesis stage, 161 162 high-level logic functions are converted into basic logic elements that can be implemented with the physical blocks. 163 This stage involves optimization to minimize the number 164 165 of logic elements and enhance the circuit efficiency. The 166 physical synthesis stage maps the logic elements onto the 167 FPGA's physical resources by placing these elements into 168 the appropriate physical blocks and generating the routing to 169 connect them. The final output of the synthesis process is the 170 bitstream files that record the configuration data for the FPGA platform. 171

The traditional model of the FPGA usage involved configuring the device once, typically during the system startup, after which the FPGA would perform its designated function without change. However, as computing demands grew, espefie cially in fields requiring adaptability and real-time processing, the concept of run time reprogramming emerged. Run time reprogramming allows an FPGA to be reconfigured while it still operational, enabling dynamic adaptation to different tasks or algorithms without the need to power down or restart the system. Additionally, modern FPGAs support partial reprogramming as illustrated in Fig. 5, which allows for 3

189



Fig. 5. Partial reconfiguration on FPGA. By utilizing the ICAP and partial PRC, configuration data are fetched from memory, enabling the dynamic alteration of the functionality of associated reconfiguration modules (RMs).

updating partial areas on the chip. The reprogramming time 183 is proportional to the size of the reprogramming data. Both 184 reflash and reconfiguration can be achieved through the partial 185 programming. The former only requires programming the data 186 within the PE, while the latter involves the programming of 187 both the PE's data and related CLBs and SBs. 188

B. NV-FPGA With Compute-in-Memory

In nonvolatile FPGAs, SRAM-based memory cells are 190 replaced with NVM-based memory cells. Several researchers 191 have focused on the architecture design of nonvolatile FPGAs, 192 such as PCM-based FPGA, STT-RAM-based FPGA, and 193 RRAM-based FPGA. Architectures are proposed for the non- 194 volatile CLBs [24], nonvolatile SBs [25], and nonvolatile 195 BRAMs [7]. Furthermore, some works have leveraged the in- 196 memory computing characteristics of NVM by introducing 197 NVM-based CiM function blocks into the FPGA chips. On 198 the one hand, some research efforts are enhancing the existing 199 CLBs or BRAMs to equip them with the CiM capabilities. 200 For instance, Zha and Li [15] presented liquid-silicon, which 201 employs the NVM-based crossbar tiles for both the sum-of- 202 product logic and storage functions, effectively replacing the 203 traditional CLBs, BRAMs, and routing resources. Likewise, 204 Zidan et al. [26] proposed M-Cores, a concept that integrates 205 the memory, analog computing, and digital computing within 206 a fundamental tile, replacing the conventional CLBs, BRAMs, 207 and DSPs with the M-cores array. Zhang et al. [16] adapted 208 a typical CiM architecture to a dual-port two-bank BRAM 209 architecture to bridge the architectural gap between the CiM 210 and the BRAM. On the other hand, the CiM function can 211 also be achieved by integrating the NVM-based heterogeneous 212 blocks into the FPGA chip. For example, Ji et al. [14] intro- 213 duced FPSA, an architecture that integrates the ReRAM-based 214 crossbar blocks into the FPGA chip to realize the high- 215 precision, high-parallelism NN computation. Moreover, they 216 proposed a spatial-to-temporal mapper to map the NN model 217 to the CiM blocks. These works demonstrate the potential of 218 combining FPGAs with CiM, where the high programmability 219 and customizable processing capacity of FPGAs are melded 220 with the high parallel and low power processing advantages of 221



Fig. 6. Two types of PE duplication: MPD and PD.

222 CiM. These works significantly enhance the data processing 223 speed and efficiency, while reducing the latency, which is 224 particularly beneficial for the big data and high-performance 225 computing tasks.

226 C. Run Time Switching on NV-FPGA

Run time switching technology is extensively employed in 227 228 NV-FPGAs. Huai et al. [5] and Zhang et al. [27] introduced run time reconfiguration mechanism to distribute appliа 229 230 cation writes on the NVM-based BRAMs for the purpose of wear leveling. Subsequently, Zhang et al. [28] developed 231 solution for configuration switching and run time data 232 a ²³³ reserving. These approaches generate multiple configuration 234 files during the offline stage and reconfigure them during 235 the run time stage to achieve wear leveling. As a result, 236 some studies have integrated considerations of synthesis time, 237 and reconfiguration cost into the configuration file generation ²³⁸ process. Xue et al. ^[29] proposed an algorithm to maximize ²³⁹ the routing path reuse, with the aim of reducing the write load 240 to the NVM cells and improving the reconfiguration efficiency. 241 Zhao et al. [30] introduced a correlation-guided placement 242 approach to accelerate the configuration file list generation 243 processing.

In this article, we utilize the run time switching technology feature to implement the oversized NNs on the CiM-equipped NV-FPGAs. Compared to the related works, our focus lies on at how to achieve higher performance under the resourced limtime conditions, by simultaneously considering the execution efficiency and switching cost.

III. MOTIVATION

For the oversized NN inference, we segment the NN model 251 252 into multiple tasks, each encompassing the implementation of its respective PE. These tasks are switched at run time 253 ²⁵⁴ through reprogramming. Different tasks may have different PE ²⁵⁵ sizes. It is possible to increase task parallelism by duplicating ²⁵⁶ PEs, especially for the tasks with smaller PE sizes. Fig. 6 ²⁵⁷ depicts two types of PE duplication: 1) maximum-parallelism 258 duplication (MPD) and 2) partial duplication (PD). MPD 259 duplicates PEs as much as possible to achieve the highest parallelism, aiming for the reduced execution time. However, 260 MPD increases the switching time due to the need for 261 ²⁶² reprogramming a larger amount of data, potentially surpassing 263 the benefits derived from the reduced execution time. PD takes into account the task switching time cost to determine 265 the number of duplications, which will be elaborated in 266 Section IV-B1.



Fig. 7. Run time with different duplication settings.



Fig. 8. Run time with different task switching decisions.

Fig. 7 demonstrates the effect of varying PE duplication ²⁶⁷ numbers on the run time. The purple line represents the ²⁶⁸ maximum number of PEs that can be deployed within the ²⁶⁹ available FPGA resources. Due to the different PE sizes of ²⁷⁰ each task, the maximum number is also different. As MPD ²⁷¹ aims to achieve the greatest parallelism, it aligns with the ²⁷² available maximum number. MPD achieves shorter execution ²⁷³ time by increasing parallelism. However, due to the nonnegligible task switching time, MPD may not always be the ²⁷⁵ optimal choice for the task deployment. In this example, the ²⁷⁶ increased task switching time to enhance the parallelism has ²⁷⁷ already exceeded the benefits it offers in the execution time, ²⁷⁸ resulting in a longer run time. Therefore, it is necessary to ²⁷⁹ consider the switching time in the task deployment. ²⁰⁰

Furthermore, FPGA offers flexible task switching types 281 for the NN inference, reconfiguration and reflash. In our 282 preliminary experiments with MobileNetV2, we compare three 283 approaches: full usage of reflash (FRF), full usage of reconfig- 284 uration (FRC), and partial usage of reconfiguration (PRC). As 285 Fig. 8 illustrates, FRF leads to longer execution time than the 286 others. The reason is that the reflash only updates the weight 287 parameters and cannot modify the PE structure, necessitating 288 an universal PE to meet the minimum requirements for the 289 adjacent tasks. This results in reduced execution efficiency for 290 the tasks using smaller PEs than the universal one. On the other 291 hand, FRC restructures PE for each task, achieving higher 292 execution performance but exhibiting longer switching time. 293 This is because restructuring PE involves not only updating 294 the weights of the CiM blocks but also reprogramming the 295 connections, usually involving the larger programming data. 296 However, since the NN inference performance is determined 297

250



Fig. 9. Implementing oversized NN on NV-FPGAs.

²⁹⁸ by both the execution and switching time, exclusively relying
²⁹⁹ on either reconfiguration or reflash is not the optimal solution.
³⁰⁰ This inspires us to propose a strategic task switching approach,
³⁰¹ which utilizes PRC to reduce the overall run time.

IV. IMPLEMENTING OVERSIZED NEURAL NETWORK ON NONVOLATILE FPGAS

In this section, we detail the implementation of the oversized NNs on the NV-FPGAs. In Section IV-A, we outline the main et and describe the formulation of the NN inference implementation. In Section IV-B1, the task deployment approach is presented. In Section IV-B2, the task switching approach is presented.

310 A. Neural Network Inference Implementation on NV-FPGAs

Main Idea: CiM function blocks integrated into the NV-311 312 FPGAs allow the high-throughput NN inference. However, ³¹³ implementing the entire network within the FPGA is imprac-314 tical, especially when faced with the limited resources or large 315 network scales. We exploit the inherent run time reprogram-316 ming to implement the oversized NNs on the CiM-equipped 317 NV-FPGAs by segmenting the network into multiple tasks. 318 As shown in Fig. 9, in the offline stage, the computational graph of the NN model is partitioned into several tasks. 319 320 Following this, these tasks are fed into a PD-Adapter to adapt 321 the FPGA chip for high run time performance through the 322 task deployment and switching. The main idea of the PD-323 Adapter is to achieve a shorter total run time by finding a 324 tradeoff between the reprogramming and execution time. Task 325 deployment focuses on optimizing the deployment settings, 326 including the PE size and the number of PEs to improve the 327 execution efficiency. Task switching focuses on selecting a 328 switching type for each task to shorten the reprogramming 329 time. The two phases alternate iteratively multiple times to ³³⁰ pursue the minimal run time. These processes create a run time ³³¹ implementation solution, including the deployment settings 332 and switching decisions. Deployment settings are used to 333 generate corresponding bitstream files through the synthesis ³³⁴ tools. Switching decisions consist of a series of task switching types. In the run time stage, bitstream files are programmed ³³⁵ into the FPGA chip according to the task switching decisions. ³³⁶

Problem Formulation: The NN inference implementation 337 can be formulated as a directed cycle graph G, where the 338 vertices represent the task deployment settings and the edges 339 indicate the task switching types. Each vertex v is assigned $_{340}$ a value, denoting the execution time, represented as v.val. 341 Each edge e has a value representing the task switching 342 time denoted as e.val. The total run time of all the tasks 343 is represented as $\sum (v.val + e.val)$. Different switching types 344 lead to varying *e.val*, while different PE sizes and duplication 345 numbers affect the task's execution efficiency, resulting in 346 different v.val. Specifically, the v and e interact with each $_{347}$ other. Reconfiguration reconstructs the CiM blocks and routing 348 resources to match the PE requirement of the task, usually 349 enhancing the execution efficiency and thus reducing the exe- 350 cution time, which means a small v.val. However, due to the 351 changed connections in CiM by reconfiguration, programming 352 the FPGA chip requires a longer time, resulting in a large *e.val*. 353 Conversely, reflash only updates the weight parameters and 354 cannot modify the PE structure, thus requiring an universal PE 355 to meet the minimum requirements for the adjacent tasks. This 356 results in reduced execution efficiency for tasks using smaller 357 PEs than the universal one, thereby causing a larger v.val. As 358 shown in (1), we identify suitable deployment settings v and $_{359}$ a task switching type e to minimize the overall run time of all 360 the tasks 361

$$\min\left(\sum (v.val + e.val)\right)$$
362

s.t.
$$v, e \in G$$
. (1) 363

Time Model: Time models are employed to calculate the ${}_{364}$ values of the vertices and the edges, which represent the ${}_{365}$ execution time (*v.val*) and the reprogramming time (*e.val*), ${}_{366}$ respectively. ${}_{367}$

The execution time model as shown in (2), involves the ³⁶⁸ following components. *ReqCom* represents the number of ³⁶⁹ times the PE being called in the task. For example, in CNNs, ³⁷⁰ this corresponds to the sliding window movements of the ³⁷¹ kernel on the feature map; in the recurrent NNs, it relates to the ³⁷² ³⁷³ sequence window movements; and in the attention mechanism, ³⁷⁴ it pertains to the focus area movements. Para indicates the ³⁷⁵ task's PE parallelism, which is represented by the number of ³⁷⁶ duplications due to the lack of the data dependencies within ³⁷⁷ the task. *Freq* denotes the operating frequency of the task, ³⁷⁸ as reported by the EDA tool following logic and physical ³⁷⁹ synthesis flow. A higher *Freq* signifies faster processing speed, ³⁸⁰ resulting in a shorter execution time. N_{Cyc} denotes the number ³⁸¹ of clock cycles required for a single CiM operation

Time_{Exe} =
$$\left\lceil \frac{N_{\text{ReqCom}}}{\text{Para}} \right\rceil * \frac{1}{\text{Freq}} * N_{\text{Cyc}}.$$
 (2)

The task switching time model as shown in (3) and (4), calculates the switching time for reflash and reconfiguration types. Both reflash and reconfiguration require the reprogramming of corresponding information, i.e., the reflash and reconfiguration files into the FPGA chip. Therefore, the numerator represents the data size that needs to be reprogrammed, while the denominator (Speed_{Prog}) represents the reprogramming speed.

For reflash, only the weight in the CiM block needs to be updated. The time model can be formulated according to (3). Size indicates the number of CiM blocks required by a PE. Para represents the parallelism, which indicates the number be of PE blocks that can be duplicated. Size * Para denotes the required number of CiM blocks by a task. M_{CiM} represents the memory size of a single CiM block.

For reconfiguration, as the PE is restructured, the associated CLB, routing resources, and BRAM resources need to be reprogrammed. In typical island-style FPGAs, the heterogeneous modules are interspersed among the CLBs and routing resources, demonstrating a linear relationship in quantity. As shown in (4), M_{CLB} , M_{SB} , M_{CB} , and M_{BRAM} represent the memory sizes of CLB, SB, CB, and BRAM, respectively. We utilize the preset parameters α , β , γ , and δ to quantify the relationship with the number of CiM blocks

407
$$\operatorname{Time}_{Rf} = \frac{\operatorname{Size} * \operatorname{Para} * M_{\operatorname{CiM}}}{\operatorname{Speed}_{\operatorname{Prog}}}$$
(3)
408
$$\operatorname{Time}_{Rc} = \frac{\operatorname{Size} * \operatorname{Para} * (M_{\operatorname{CiM}} + \alpha M_{\operatorname{CLB}} + \beta M_{SB} + \gamma M_{CB} + \delta M_{\operatorname{BRAM}})}{\operatorname{Speed}_{\operatorname{Prog}}}.$$
409 (4)

410 B. Performance-Driven Task Adapter

The PD-Adapter is composed of the task deployment and switching phases. In the task deployment phase, the focus is an optimizing the deployment settings, including the PE size and the number of PEs as detailed in Section IV-B1. In the task switching phase, the focus is on selecting a switching type for and task to shorten the run time as detailed in Section IV-B2. The two phases alternate iteratively to optimize and achieve the minimal run time.

1) Task Deployment: Task deployment is employed to determine the optimal deployment settings for the given task witching decisions. Each task is sequentially switched and executed on the FPGA chip during the run time stage. In the task list, the PE structure changes following a task switch via reconfiguration, while reflash only updates the weight



Fig. 10. Task deployment group.

parameters. Therefore, adjacent tasks switched by reflash share 425 the same deployment setting. As illustrated in Fig. 10, we 426 group the task list based on the boundaries defined by the 427 tasks with reconfiguration. Within a task group, the first task 428 is reconfigured, while the switching type of the remaining 429 tasks is reflash. Consequently, tasks within a group share the 430 same deployment setting. Due to the varying computational 431 demands of different tasks, different deployment settings 432 can significantly affect the efficiency of the task execution. 433 Therefore, a task deployment strategy is proposed, aiming for 434 higher execution efficiency while considering the switching 435 time by determining the PE deployment settings. The PE size 436 indicates the required number of CiM blocks. An insufficient 437 PE size will lead to mapping failure, while a large PE 438 size could result in resource wastage. To ensure that all 439 the tasks within the group are successfully mapped with 440 minimal resource consumption, the width and height of the 441 task deployment, i.e., Sizewidth and Sizeheight are set to the 442 maximum values of the width and height of each task in the 443 group. The PE size is set according to (5), Gbegin represents 444 the first task in the group, and Gend denotes the final task 445 within the group 446

$$Size_{width} = max(Task[G_{begin} : G_{end}].width)$$

$$Size_{height} = max(Task[G_{begin} : G_{end}].height).$$
(5) 448

The number of duplications is an important parameter 449 to consider when deploying a task, as it determines the 450 parallelism of the task. The size of the feature map dictates 451 the computational requirements of each task. When redundant 452 FPGA resources are available, higher parallelism can be real- 453 ized by duplicating PEs, consequently shortening the execution 454 time. However, an increased duplication number necessitates 455 additional resources as demonstrated in (3) and (4), thereby 456 increasing the reprogramming time. As demonstrated in (6), 457 determining the number of PE duplications is formulated 458 as an integer programming problem. In this model, Para 459 signifies the task parallelism, corresponding to the number of 460 PE duplications. All the tasks in the group accumulate the 461 execution time. Since, the first task uses the reconfiguration 462 type, the calculation of Time_{Rf} begins with the second task in 463 the group, following G_{begin} . The constraint's lower bound is 1, 464 indicative of the minimum requirement that at least one PE is 465 deployed, while the upper limit corresponds to the maximum 466 number of PEs the FPGA architecture can accommodate. 467 By solving (6), the optimal value for Para is determined, 468 yielding the shortest total time under the current schedule 469

470 while adhering to the constraints

⁴⁷¹ min
$$\left(\sum_{i=G_{\text{begin}}}^{G_{\text{end}}} \operatorname{Time}_{\operatorname{Exe}}[i] + \sum_{i=G_{\text{begin}+1}}^{G_{\text{end}}} \operatorname{Time}_{\operatorname{Rf}}[i] + \operatorname{Time}_{\operatorname{Rc}}\right)$$

⁴⁷² s.t. Para $\in \left[1 : \left\lfloor \frac{\operatorname{Res}_{\operatorname{Tol}}}{\operatorname{Res}_{\operatorname{PE}}} \right\rfloor\right].$ (6)

2) Task Switching: In NV-FPGAs, the task switching can 473 ⁴⁷⁴ be achieved by reflash or reconfiguration. The amount of data 475 that needs to be reprogrammed for these switching types is 476 different, resulting in different switching time as demonstrated 477 by (3) and (4). As shown in Fig. 10, the change in the ⁴⁷⁸ switching type can also lead to changes in the group, thereby 479 affecting the execution time. For example, when there is a 480 significant difference in PE size between the adjacent tasks, 481 reconfiguring can create a perfect match for the PEs of these 482 tasks, thereby increasing the execution efficiency. However, ⁴⁸³ this approach can lead to a potentially large switching time. We 484 can flexibly make the switching type choice between reflash 485 and reconfiguration, aiming to reduce the overall run time. The ⁴⁸⁶ decision-making problem has a complexity of $(m \cdot 2)^n$, where $_{487}$ m denotes the number of deployment settings each task can 488 support, 2 represents the two types of switching, and n is the 489 number of tasks. Utilizing the simulated annealing (SA) [31] ⁴⁹⁰ method, we can find an optimal schedule with a short total run time for this problem. SA is a heuristic algorithm that employs 491 probabilistic acceptance mechanism and uses a random 492 a ⁴⁹³ search to explore different solutions, gradually converging on ⁴⁹⁴ the optimal solution.

As shown in Algorithm 1, the algorithm explores the 495 496 optimal solution by maintaining the two lists, dList and 497 sList, and continuously updates the information in these 498 lists. sList records the switching decisions, i.e., the switching 499 type between the tasks. *dList* records the task's deployment ⁵⁰⁰ settings, and *dList* is updated in the manner mentioned in the task deployment phase. During the run time stage, task[i] is ⁵⁰² deployed according to the setting in dList[i], and switches to ⁵⁰³ the next task using the switching type in sList[i].

At the beginning, the algorithm creates *dList* and *sList*, and 504 $_{505}$ randomly initializes them (lines 1-6). afterward, the algorithm $_{506}$ enters the exploration-and-evaluation stage (lines 11-42). In 507 this stage, the algorithm makes task deployment decisions based on the current sList and the corresponding dList. The 508 509 current sList and dList are then evaluated to calculate the time ⁵¹⁰ cost (lines 13–17). The algorithm calculates the execution time 511 (line 14) by (2) and computes the switching time (line 15) 512 by (3) and (4).

Subsequently, a switching type is randomly selected from 513 514 sList for reassignment to generate a new solution, labeled as 515 sList_{Try} (lines 19–28). In the process of generating the sList_{Try}, 516 we add a series of constraints. There are some tasks that 517 bring benefits or penalties when combined with each other. ⁵¹⁸ Therefore, we implement these constraints through a combo 519 check process (lines 23 and 24). We combine these tasks to 520 form a combo that adheres to specific beneficial or detrimental 521 patterns. Combinations that yield benefits are termed affinitive 522 combo, while those that incur penalties are called antagonistic 523 combo.

Algorithm 1 Task Switching Algorithm

- **Require:** Task List *tList*, Initial Temperature T_0 , Final Temperature T_f , Cooling Rate γ ;
- **Ensure:** Switching List *sList*, Deployment List *dList*;
- 1: Build Switching List *sList* and *dList* with *tList*;
- 2: for i = 0 to len(tList) 1 do
- Randomly initial a switching type for *sList[i*]; 3:
- 4: Randomly initial a deployment setting for *dList[i*];
- 5: end for
- 6: $T = T_0$;
- 7: for i = 0 to len(tList) 1 do
- Find the Affinitive Combo for *tList[i*]; 8:
- Find the Antagonistic Combo for *tList*[*i*]; 9:

10: end for

16:

24:

25:

26:

27:

33:

- 11: while $T > T_f$ do
- dList = Deployer(sList);12:
- for i = 0 to len(tList) 1 do 13:
- $tList[i].T_{Exe} = CalT_{Exe}(dList[i], sList[i]);$ 14:
- $tList[i].T_{Sw} = CalT_{Sw}(dList[i], sList[i]);$ 15:
 - end for
- $Cost_{Cur} = \sum_{i=0}^{len(tList)} (tList[i].T_{Exe} + tList[i].T_{Sw});$ 17:
- $sList_{Try} = sList;$ 18:

while true do 19:

- $sList_{Tmp} = sList_{Try};$ 20:
- Randomly select an *index* of *sList_{Tmp}*; 21:
- Change the State of *sList_{Tmp}*[*index*]; 22:
- 23: $sList_{Tmp} \leftarrow \text{Affinitive Combo of } tList[index];$
 - $Flag_{Anta} = AntaComboCheck(sList_{Tmp});$
 - if $Flag_{Anta} == "Pass"$ then
 - $sList_{Trv} \Leftarrow sList_{Tmp};$
 - break:
- end if 28:
- 29: end while
- 30: $dList_{Trv} = Deployer(sList_{Trv});$
- for i = 0 to len(tList) 1 do 31:

32:
$$tList_{Try}[i].T_{Exe} = CalT_{Exe}(dList_{Try}[i], sList_{Try}[i]);$$

 $tList_{Try}[i].T_{Sw} = CalT_{Sw}(dList_{Try}[i], sList_{Try}[i]);$

34: end for

- $Cost_{Try} = \sum_{i=0}^{len(tList)} (tList_{Try}[i].T_{Exe} + tList_{Try}[i].T_{Sw});$ $\Delta Cost = Cost_{Try} Cost_{Cur};$ 35:
- 36:
- if $Random(0, 1) < \exp(-\Delta Cost/T)$ then 37:
- $sList \Leftarrow sList_{Trv}$; 38:
- $dList \Leftarrow dList_{Trv};$ 39:
- 40: end if
- $T = \gamma T;$ 41:
- 42: end while
- 43: return sList, dList;

Fig. 11(a) shows the mode of affinitive combo. For some 524 NN models, such as VGG, in order to maintain the consistency 525 of the kernel's feature extraction method among different 526 layers, some adjacent layers have the same kernel size. This 527 results in two adjacent tasks having the same PE size. Combo 528 tasks that require the same PE size are named affinitive combo. 529 Within affinitive combos, all tasks except the first are set to 530 switch via reflash to minimize the switching time. For the first 531



Fig. 11. Pattern of affinitive combo and antagonistic combo. (a) Pattern of affinitive combo. (b) Pattern of antagonistic combo.

task in an affinitive combo, the switching type, either reflash reconfiguration is determined by the algorithm.

Fig. 11(b) shows the pattern of an antagonistic combo. Within a group, tasks are switched using reflash. Therefore, all the tasks in a group share the same deployment setting. According to (5), the determined PE size must meet the PE requirements of all the tasks in the group. However, shared pPE size may exceed the available resources. For example, resource shortages can occur when grouping together a task with a large width and a task with a large height. We define an antagonistic combo as a situation where the grouping of the tasks necessitates an oversized PE.

The algorithm looks for the affinitive and antagonistic combo for each task (lines 7 and 10). In the process for generating $sList_{Try}$, the algorithm randomly changes the reprogramming type of the *index*th task in the temporary switching list $sList_{Tmp}$ to produce an adjacent switching list, $sList_{Try}$ (lines 20–22). To ensure $sList_{Try}$ meets the combo constraint, first, we change all the sList entries corresponding to the affinitive combo of the current position to the reflash sis performed (lines 24–28). The *AntaComboCheck*() function checks whether there is an antagonistic combo in $sList_{Tmp}$, and this process is repeated until $sList_{Tmp}$ no longer contains any antagonistic combo.

Afterward, the new switching list *sList*_{Try} invokes the task deployment (line 12). By solving (6) and (5), the related optimal deployment settings list *dList*_{Try} is obtained. The algorithm evaluates the execution and switching time using *sList*_{Try} and *dList*_{Try}, and calculates the cost of the new solution (lines 31 and 34). A negative $\Delta Cost$ indicates that *sList*_{Tmp} has a shorter run time, and the algorithm will accept this trial. Conversely, a positive $\Delta Cost$ means that *sList*_{Cur} is worse than the current solution, and the algorithm will accept it with a probability $P = e^{(-\Delta Cost/T)}$ (line 37). This probability *P* decreases as the number of iterations of the algorithm increases. Initially, the algorithm tolerates bad

TABLE I PARAMETERS OF NV-FPGA ARCHITECTURE

Parameter	Value		
Number of BLEs Per Cluster	10		
Channel Width	150		
Wire Segment Length	4, 16		
Number of Cluster Inputs	60		
Number of Cluster Outputs	40		
LUT Size	6-LUT (5-LUTx2)		
Switch Block Flexibility	3		
CiM Block Type	BRAM Integration [16]		
CiM Column	64		
CiM Row	64		
Programming Speed	400 MB/s [32]		

solutions by allowing a worse *sList*, which aids in avoiding 569 premature entrapment in the local optima. As the temperature 570 progressively decreases, the algorithm's acceptance of inferior 571 solutions diminishes, ultimately leading to the identification 572 of the global optimum. The efficacy of this method hinges 573 on striking a balance between the exploration and precise 574 optimization. 575

579

601

In this section, we introduce experimental setup, report 577 evaluation results, and give discussions. 578

A. Experiment Setup

We have implemented the proposed PD-Adapter and inte- 580 grated it into the open-source FPGA toolchain VTR [33]. 581 We utilize the Pytorch [34] tool for the model description 582 and the task segmentation, and employ Yosys [35] for logic 583 synthesis. The architectural parameters of the NV-FPGA can 584 be found in Table I. Computational BRAM is utilized as 585 the CiM Block, which is based on the Altera Stratix-IV-like 586 device, 1 with a crossbar size of 64×64. In the foundational 587 experiments presented in Section V-B, the FPGA size is 588 set to the minimum necessary for deploying any layer of 589 the NN model. The Xilinx internal configuration access port 590 (ICAP) technique is employed for the partial reprogramming 591 to achieve the task switching. The bitstream files are stored in 592 off-chip double-data-rate (DDR) memory and reprogrammed 593 via the Xilinx AXI HWICAP interface [32]. Details of the 594 benchmark NN models are provided in Table II, with the 595 benchmarks encompassing NNs ranging from 1M to 100M 596 in terms of the weight count. To validate the generalizability 597 of our method across different resource availabilities, we 598 conducted evaluations on the FPGAs of varying scales as 599 referenced in Section V-C. 600

We compare the following implementations.

 Baseline: Task switching types are set to reflash. The 602 size of the deployment is set to satisfy the minimum size 603 requirement of any layer. No additional decisions are 604 made regarding the task switching or task deployment. 605

¹The integration of computational BRAM is realized by modifying the architecture definition file in line with k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml [16], [33]. The design of the crossbar structure and delay information in the CiM block is based on MNSIM [36].



Fig. 12. Run time with all tested implementations.

TABLE II INFORMATION OF BENCHMARKS

NN Model	Domain	# of Weights	# of OPs*
AlexNet	Image Recognition	60M	1.5G
VGG16	Image Recognition	138M	15.3G
ResNet50	Image Recognition	25M	3.8G
DenseNet121	Image Recognition	8M	2.8G
MobileNetV2	Image Processing	3.5M	0.3G
InceptionV3	Image Recognition	23M	5.7G
ResNet101	Image Recognition	44M	7.8G
DenseNet169	Image Recognition	14M	3.5G
EfficientNet	Image Processing	5.3M	0.4G
ShufflenetV2	Image Processing	1.4M	0.05G
GoogLeNet	Image Recognition	6M	1.5G

^{*} In ImageNet

- Execution-Time-First Policy (Exe-First): Task switching
 types are set to reconfiguration. To optimize execution
 time, it adopts MPD.
- 3) Our (TD): This approach exclusively implements task
 deployment. To emphasize the optimization impact of
 these deployment settings, all the task switching types
 are set to reconfiguration.
- 4) *Our (TS):* This approach exclusively implements task
 switching. For a clearer illustration of their optimization
 impact, all the task deployment settings adhere to MPD.
- O_{116} 5) *Our* (*TD*+*TS*): This approach realizes PD-Adapter, optimizing both the task switching and deployment collaboratively to pursue a shorter run time.

619 B. Evaluation Results

Fig. 12 displays the run time of all the tested implementa-620 621 tions in all the benchmarks with the data normalized to those 622 of the Baseline. Although Exe-First decreases the geometric 623 mean of run time by 38% compared to the *Baseline*, nearly 624 half of the benchmarks exhibit poor performance. This is 625 attributed to the fact that these NN models have similar PE 626 requirements in consecutive layers, or some tasks exhibit lower 627 computational demands, making the performance benefits of using reconfiguration during the task switching less apparent. 628 629 Moreover, reconfiguration results in increased task switching time due to the reprogramming of routing resources and 630 configurable resources related to the PE structure. Our (TD) 631 632 in comparison with Baseline and Exe-First, achieves a run 633 time reduction of 38.73% and 74.38%, respectively. This is 634 attributed to the fact that Our (TD) utilizes a task deployment

to strategically determine the number of PE duplications, 635 thereby avoiding a significant increase in switching time 636 arising from the pursuit of the execution efficiency. Our 637 (TS), considering the execution time, intelligently selects task 638 switching types. As shown in Table III, it employs reconfig- 639 uration to enhance the execution efficiency, thereby reducing 640 run time by 63.18% compared to Baseline. Our (TD+TS) 641 considering both the task switching and the task deployment, 642 achieves a run time reduction of 85.37% and 76.12% compared 643 to the Baseline and Exe-First, respectively. As shown in 644 Table III, although both Our (TS) and Our (TD+TS) employ 645 the task switching, the differences in the task deployment 646 lead to significant differences in their choice of switching 647 types. They are collaboratively optimized to achieve better 648 performance. 649

To provide further details, we use AlexNet as an illustrative 650 example to demonstrate its specific reduction in run time as 651 depicted in Fig. 13. The AlexNet model is segmented into 652 eight tasks according to its layers, and we present the execution 653 time and the task switching time of each task. Each task in 654 the Baseline exhibits the same switching time, as all the task 655 switching types are set to reflash. To ensure all the tasks can 656 be mapped without restructuring PE, the PE size is set to the 657 maximum height and width among the tasks, resulting in a 658 noticeable waste of resources. It is evident that Tasks 1-4 have 659 a markedly long execution time. Compared with Exe-First, 660 Our (TS) widely selects switching types. In cases, such as 661 Tasks 2 to 3, Tasks 4 to 5, Tasks 6 to 7, and Tasks 8 to 1, 662 Our (TS) selects reflash. Although reflash incurs a reduction 663 in execution performance, its advantages in reducing the task 664 switching time are more pronounced, leading to a shorter total 665 run time. Furthermore, by employing the task deployment, Our 666 (TD) makes a tradeoff between the parallelism and switching 667 time. Therefore, the total execution time is longer compared to 668 the Exe-First policy and Our (TS). However, this shortening of 669 the switching time leads to greater performance improvement. 670 *Our* (TD+TS) utilizes both the task deployment and switching 671 collaboratively. 672

C. Discussions

1) Run Time With Different Datesets: Across various 674 datasets, the computational requirements of NNs differ sig- 675 nificantly. This variation is due to the different input sizes, 676 where the smaller input sizes lead to less computation for 677

673

 TABLE III

 Numbers of Reprogramming in All Tested Implementations. (RC: Reconfiguration, RF: Reflash)



Fig. 13. Detailed run time of AlexNet.

678 a single inference, significantly increasing the proportion of 679 the task switching time. Table IV illustrates the run time of 680 different policies on the MNIST [37], COCO-Medium [38], and ImageNet [39] datasets. Input sizes for these datasets 681 682 are as follows: MNIST (28, 28), COCO-Medium (96, 96), 683 and ImageNet (224, 224). Observations indicate that as the 684 input size increases, the performance improvement of Exe-685 First and Our becomes more pronounced. This occurs because an increase in size results in higher computation for each layer, 686 thus enhancing the benefits of reconfiguration in terms of the 687 execution time, potentially outweighing the switching costs. 688 Conversely, when computational demand decreases and the 689 690 number of switches remains constant, the overall proportion of 691 switching time increases, thus accentuating the advantage of 692 reflash. Our (TD+TS) accounting for both the computational 693 demands and the switching time, exhibits stable performance 694 across various datasets.

2) Run Time With Different FPGA Scales: Different 695 696 networks exhibit varying computational resource demands, and we accordingly allocate FPGA size based on these require-697 698 ments. We use "scale" to represent the relative size of physical ⁶⁹⁹ and logical resources, and the layout size is shown in Table V^2 . We conduct tests under different FPGA scales. The $1 \times$ scale 700 defined as the size necessary to meet the needs of all the 701 is 702 layers with reflash, as the CiM block constitutes the resource bottleneck in the NN inference. Consequently, we evaluate the 703 run time of Baseline, Exe-First, and Our under the FPGA 704 scales of 1.2, 1.5, 2, and $4 \times$ specifically for the CiM block. All 705 the benchmark results are calculated for the geometric mean 706 and are normalized to the $1 \times$ scale of the *Baseline*. 707

⁷⁰⁸ Fig. 14 shows the run time under different FPGA scales. ⁷⁰⁹ The results indicate that as the FPGA scale increases, *Exe*-⁷¹⁰ *First* can duplicate more PEs, thereby shortening the run time. However, at 1.2 and $1.5 \times$ scales, the run time remains 711 identical to that at 1×. This occurs since *Baseline* is limited to 712 updating the weight data of PEs during operation and cannot 713 modify the size of PEs, while the CiM resources increase by 714 $\lfloor 1.2 \rfloor \times$ and $\lfloor 1.5 \rfloor \times$. *Our* (*TD*+*TS*) balancing execution time 715 and switching, can duplicate more PEs when computational 716 demands are high and reduce the number of duplications or 717 choose reflash type when the computational demands are low, 718 thus making reasonable use of the FPGA resources. As a 719 result, it achieves better performance as the scale increases. 720

3) Lifetime Evaluation: The proposed run time switching 721 mechanism involves frequent task switching during the run 722 time stage, which could potentially lead to the lifetime issues. 723 We evaluate the lifetime of all the implementations using a 724 round-Robin approach for wear leveling. For each reconfigu- 725 ration, the PEs are reassigned to another adjacent CiM blocks 726 to avoid excessive use of certain CiM blocks. As shown in 727 Fig. 15, compared to Baseline and Exe-First, Our (TD+TS) 728 achieves a higher lifetime. For Baseline and Exe-First, the 729 PE duplication in the deployment setting is set to MPD. 730 Consequently, the unused resources are insufficient for effec-731 tive wear leveling. Due to the fact that Our (TD+TS) does not 732 occupy all the CiM resources at PE duplication for the tasks 733 with small computational requirements, it reduces the number 734 of writes. At scales of 1.2 and 1.5×, the excess resources 735 are insufficient to allow the Baseline to duplicate PEs, thus 736 achieving a lifetime increase of 1.2 and $1.5\times$, respectively. 737 Furthermore, we also validated another *Baseline*-based policy 738 incorporating lifetime considerations, namely Baseline-OPL, 739 which does not perform the PE duplication to reserve more 740 spare resources to realize wear leveling. However, its lifetime 741 improvement was still inferior to Our (TD+TS). 742

4) Comparison With DSP-Based PE Implementation: The 743 proposed run time task switching mechanism utilizes the 744 partial programming technique to reprogram the weight 745

²Under the k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml architecture [16], [33], the width is the same as the height.

NORMALIZED RUN TIME WITH DIFFERENT DATESETS MNIST **COCO-Medium** ImageNet Baseline Exe-First Our (TD+TS) Baseline Exe-First Our (TD+TS) Baseline Exe-First Our (TD+TS) AlexNet 374.10% 100.00% 139.48% 100.00% 63.64% 100.00% 292.66% 56.25% 32.67% VGG16 100.00% 351.95% 35.02% 100.00% 88.91% 13.92% 100.00% 19.96% 5.10% ResNet50 100.00% 520.18% 29.96% 100.00% 222.47% 18.85% 100.00% 58.86% 8.41% 100.00% 257.98% 56.27% 100.00% 40.07% 24.70% 100.00% 14.15% 13.58% DenseNet121 MobileNetV2 100.00% 554 10% 36.05% 100.00% 379 67% 100.00% 150 35% 22 24% 31 82% InceptionV3 100.00% 55.03% 11.89%100.00%55.03% 11.76% 100.00% 55.03% 11.89% ResNet101 100.00% 578.79% 28.52% 100.00% 321.04% 21.73% 100.00% 101.34% 11.60% DenseNet169 100.00% 302.20% 51.87% 100.00% 50.66% 25.48% 100.00% 16.09% 14.16% 100.00% 614.40% 100.00% 100.00% 359.34% 27.35% EfficientNet 34.12% 548.37% 32.36% ShuffleNetV2 100.00% 611.55% 23.00% 100.00% 486.42% 25.05% 100.00% 241.94% 20.01% 100.00% 283.43% 55.98% 100.00% 48.14% 25.66% 100.00% 16.82% 14.48% GoogLeNet GeoMean 100.00% 351.23% 35.26% 100.00% 152.16% 24.07% 100.00% 61.27% 14.63%

TABLE IV

TABLE V FPGA LAYOUT SIZE FOR DIFFERENT NN MODELS

FPGA Scale	1x	1.2x	1.5x	2x	4x
AlexNet	410	448	502	580	818
VGG16	676	737	826	952	-
ResNet50	206	226	251	292	410
DenseNet121	76	82	89	104	148
MobileNetV2	221	244	274	314	442
InceptionV3	208	227	256	293	413
ResNet101	206	226	251	292	410
DenseNet169	88	98	107	124	176
EfficientNet	406	442	496	572	808
ShuffleNetV2	70	76	86	100	137
GoogLeNet	100	107	119	137	196



Fig. 14. Run time with different FPGA scales.



Fig. 15. Lifetime evaluation.

⁷⁴⁶ data and PE structure information multiple times, which ⁷⁴⁷ introduces the reprogramming time costs. Additionally, ⁷⁴⁸ the data throughput of the DDR memory interface ⁷⁴⁹ with the partial programming technique is lower than that of ⁷⁵⁰ the standard DDR memory interfaces, which might affect the ⁷⁵¹ performance [32], [40]. For example, the data throughput of

 Image: Normal and the second
Fig. 16. Run time with different PE implementations.

AXI HWICAP is 400 MB/s [32], while the standard DDR 752 memory interface can reach up to 2226 MB/s [40]. Therefore, 753 we set up a control group called no reprogramming (NRP), 754 which uses DSPs for PE instead of CiM blocks. *NRP* schedules 755 the NN operations sequentially without reprogramming during 756 the run time, allowing the data to be loaded with higher 757 throughput using the standard DDR memory interface. As 758 shown in Fig. 16, compared to *NRP*, *Our* (*TD*+*TS*) has a 759 shorter run time. Although *NRP* does not require reprogramming and has higher data throughput, *Our* (*TD*+*TS*) achieves 761 a shorter execution time due to the high computational density 762 of CiM blocks and their efficient utilization. This advantage of 763 *Our* (*TD*+*TS*) becomes more pronounced as the computational load increases. 765

5) Run Time With Different Task Partition Methods: The 766 PD-Adapter supports various task partition schemes. In the 767 base experiment, tasks are divided by the layer, assuming 768 FPGA resources can meet the needs of any single layer. As the 769 network scale increases, FPGA resources may become insuf- 770 ficient, necessitating a finer-grained task partition method. We 771 design the hybrid-granularity partition (HGP), which partitions 772 tasks at both the layer and the channel levels. HGP divides 773 the largest layouts, which are the computational bottlenecks, 774 into multiple subtasks at the channel level to eliminate the 775 resource constraints. As shown in Fig. 17, Our (TD+TS) still 776 shortens the run time the most. It is worth noting that Our 777 (TD+TS) with HGP achieves a shorter run time compared 778 to the layer-based partitioning method, as it partitions the 779 operations required for the large layers, which may be resource 780 demanding but have low computational loads like the FC 781 layers. This results in a slight increase in execution time but 782 an overall shorter run time. 783



Fig. 17. Run time with different task partition methods.

VI. CONCLUSION

This article utilizes the inherent run time reprogramming feature of FPGA to implement oversized NNs on the CiMrequipped NV-FPGAs. A PD-Adapter is proposed, comprising deployment phase, the focus is on optimizing the deployment settings. In the task switching phase, the focus is on wisely settings a switching type for each task. These phases corog optimize task execution efficiency and task switching time cost. Finally, we have integrated the proposed PD-Adapter into an open-source toolchain for evaluation. The evaluation results demonstrate that it achieves 85.37% and 76.12% reductions in rom time compared to the *Baseline* and *Exe-First*, respectively.

REFERENCES

- [1] Y. Chen, J. Zhao, and Y. Xie, "3D-NonFAR: Three-dimensional non-volatile FPGA architecture using phase change memory," in *Proc. ISLPED*, 2010, pp. 55–60.
- [2] H.-S. P. Wong et al., "Metal–oxide RRAM," *Proc. IEEE*, vol. 100, no. 6,
 pp. 1951–1970, Jun. 2012.
- [3] S. Paul, S. Mukhopadhyay, and S. Bhunia, "Hybrid CMOS-STTRAM
 non-volatile FPGA: Design challenges and optimization approaches," in
 Proc. ICCAD, 2008, pp. 589–592.
- [4] A. Ahari, H. Asadi, B. Khaleghi, and M. B. Tahoori, "A power-efficient reconfigurable architecture using PCM configuration technology," in *Proc. DATE*, 2014, pp. 1–6.
- 809 [5] S. Huai, W. Song, M. Zhao, X. Cai, and Z. Jia, "Performance-aware
 810 wear Leveling for block RAM in nonvolatile FPGAs," in *Proc. DAC*,
 811 2019, pp. 1–6.
- [6] R. Rajaei, "Radiation-hardened design of nonvolatile MRAM-based
 FPGA," *IEEE Trans. Magn.*, vol. 52, no. 10, pp. 1–10, Oct. 2016.
- [7] L. Ju et al., "NVM-based FPGA block RAM with adaptive SLC-MLC conversion," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 37, no. 11, pp. 2661–2672, Nov. 2018.
- [8] S. Yazdanshenas, K. Tatsumura, and V. Betz, "Don't forget the memory:
 Automatic block RAM modelling, optimization, and architecture exploration," in *Proc. FPGA*, 2017, pp. 115–124.
- [9] H. Zheng, H. Zhang, S. Xu, F. Xu, and M. Zhao, "Adaptive mode transformation for wear leveling in nonvolatile FPGAs," *IEEE Trans. Comput. Aided Design Integr. Circuits Syst.*, vol. 41, no. 11, pp. 3591–3601, Nov. 2022.
- P. Chi et al., "PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory," in *Proc. 43rd ISCA*, 2016, pp. 27–39.
- K. Roy, I. Chakraborty, M. Ali, A. Ankit, and A. Agrawal, "In-memory computing in emerging memory technologies for machine learning: An overview," in *Proc. DAC*, 2020, pp. 1–6.
- [12] Z. Shen, J. Wu, X. Jiang, Y. Zhang, L. Ju, and Z. Jia, "PRAP-PIM: A
 weight pattern reusing aware pruning method for ReRAM-based PIM
 DNN accelerators," *High-Confid. Comput.*, vol. 3, no. 2, pp. 100–123, 2023.
- [13] C.-X. Xue et al., "15.4 a 22nm 2Mb ReRAM compute-in-memory macro with 121-28TOPS/W for multibit MAC computing for tiny AI edge devices," in *Proc. ISSCC*, 2020, pp. 244–246.
- 837 [14] Y. Ji, Y. Zhang, X. Xie, and S. Li, "FPSA: A full system stack solution
- for reconfigurable ReRAM-based NN accelerator architecture," in *Proc. ASPLOS*, 2019, pp. 733–747.

- [15] Y. Zha and J. Li, "Liquid Silicon-Monona: A reconfigurable memoryoriented computing fabric with scalable multi-context support," in ACM 841 SIGPLAN Not., 2018, pp. 214–228.
 842
- H. Zhang, M. Zhao, H. Zheng, Y. Xiong, Y. Zhang, and Z. Shen, 843
 "Towards high-throughput neural network inference with computational BRAM on nonvolatile FPGAs," in *Proc. DATE*, 2024, pp. 1–6.
- [17] M. Huang et al., "Programming and runtime support to blaze FPGA 846 accelerator deployment at Datacenter scale," in *Proc. SoCC*, 2016, 847 pp. 456–469.
- Q. Lou, M. Zhao, L. Ju, C. J. Xue, J. Hu, and Z. Jia, "Runtime and 849 reconfiguration dual-aware placement for SRAM-NVM hybrid FPGAs," 850 in *Proc. NVMSA*, 2017, pp. 1–6.
- [19] I. Beretta, V. Rana, D. Atienza, and D. Sciuto, "Run-time mapping of applications on FPGA-based reconfigurable systems," in *Proc. ISCAS*, 853 2010, pp. 3329–3332.
- [20] S. Attia and V. Betz, "Feel free to interrupt: Safe task stopping to enable s55 FPGA checkpointing and context switching," ACM Trans. Reconfig. 856 Technol. Syst., vol. 13, no. 1, pp. 1–27, 2020.
- [21] K. Huang, Y. Ha, R. Zhao, A. Kumar, and Y. Lian, "A low active leakage and high reliability phase change memory (PCM) based non-volatile FPGA storage element," *IEEE Trans. Circuits Syst. I, Reg. Papers*, 860 vol. 61, no. 9, pp. 2605–2613, Sep. 2014.
- [22] P.-E. Gaillardon, D. Sacchetto, S. Bobba, Y. Leblebici, and 862
 G. De Micheli, "GMS: Generic memristive structure for non-volatile 863
 FPGAs," in *Proc. 20th VLSI-SoC*, 2012, pp. 94–98.
- [23] X. Tang, G. De Micheli, and P.-E. Gaillardon, "A high-performance 865 FPGA architecture using one-level RRAM-based multiplexers," 866 *IEEE Trans. Emerg. Topics Comput.*, vol. 5, no. 2, pp. 210–222, 867 Apr.–Jun. 2017. 868
- [24] K. Liu, M. Zhao, L. Ju, Z. Jia, J. Hu, and C. J. Xue, "Applying multiple level cell to non-volatile FPGAs," ACM Trans. Embed. Comput. Syst., vol. 19, no. 4, pp. 1–27, 2020.
- [25] D. Choi, K. Choi, and J. D. Villasenor, "New non-volatile memory structures for FPGA architectures," *IEEE Trans. Very Large Scale Integr.* 873 (*VLSI) Syst.*, vol. 16, no. 7, pp. 874–881, Jul. 2008.
- M. A. Zidan, Y. Jeong, J. H. Shin, C. Du, Z. Zhang, and W. D. Lu, 875
 "Field-programmable crossbar array (FPCA) for reconfigurable computing," *IEEE Trans. Multi-Scale Comput. Syst.*, vol. 4, no. 4, pp. 698–710, 877
 Oct.–Dec. 2017. 878
- H. Zhang, H. Zheng, S. Li, Y. Zhang, M. Zhao, and X. Cai, "Lifetime 879 improvement through adaptive reconfiguration for nonvolatile FPGAs," 880 *J. Syst. Archit.*, vol. 128, Jul. 2022, Art. no. 102532.
- H. Zhang, K. Liu, M. Zhao, Z. Shen, X. Cai, and Z. Jia, "Pearl: 882 Performance-aware wear leveling for nonvolatile FPGAs," *IEEE Trans.* 883 *Comput.-Aided Design Integr. Circuits Syst.*, vol. 40, no. 2, pp. 274–286, 884 Feb. 2021.
- [29] Y. Xue, P. Cronin, C. Yang, and J. Hu, "Routing path reuse maximization see for efficient NV-FPGA reconfiguration," in *Proc. ASP-DAC*, 2016, 887 pp. 360–365.
- [30] M. Zhao et al., "Correlation-guided placement for nonvolatile 889 FPGAs," in *Proc. DAC*, 2023, pp. 1–6. 890
- [31] P. J. M. Laarhoven and E. H. L. Aarts, "Simulated annealing: theory 891 and applications," in *Simulated Annealing*. Dordrecht, The Netherlands: 892 Springer, 1987.
- [32] AXI HWICAP V3.0 Product Guide (PG134), Xilinx Inc., San Jose, CA, 894 USA, 2016.
- [33] J. Luu et al., "VTR 7.0: Next generation architecture and CAD system 896 for FPGAs," ACM Trans. Reconfig. Technol. Syst., vol. 7, no. 2, pp. 1–30, 897 2014.
- [34] A. Paszke et al., "PyTorch: An imperative style, high-performance deep learning library," in *Proc. 33rd Int. Conf. Adv. Neural Inf. Process. Syst.*, 900 vol. 32, 2019, pp. 8026–8037.
- [35] C. Wolf. "Yosys open SYnthesis suite." 2016. [Online]. Available: 902 https://yosyshq.net/yosys/ 903
- [36] L. Xia et al., "MNSIM: Simulation platform for memristor-based 904 neuromorphic computing system," *IEEE Trans. Comput.-Aided Design* 905 *Integr. Circuits Syst.*, vol. 37, no. 5, pp. 1009–1022, May 2018.
- [37] L. Deng, "The MNIST database of handwritten digit images for 907 machine learning research," *IEEE Signal Process. Mag.*, vol. 29, no. 6, 908 pp. 141–142, Nov. 2012. 909
- [38] T. Lin et al., "Microsoft COCO: Common objects in context," 2014, 910 arXiv:1405.0312. 911
- [39] J. Deng, W. Dong, R. Socher, L.-J. Li, K. Li, and Li Fei-Fei, "ImageNet: 912 A large-scale hierarchical image database," in *Proc. CVPR*, 2009, 913 pp. 248–255. 914
- [40] LogiCORE IP Multi-Port Memory Controller (DS643), Xilinx Inc., 915 San Jose, CA, USA, 2013.

784

797