# MaskedHLS: Domain-Specific High-Level Synthesis of Masked Cryptographic Designs

Nilotpola Sarma<sup>D</sup>, *Graduate Student Member, IEEE*, Anuj Singh Thakur<sup>D</sup>, and Chandan Karfa<sup>D</sup>, *Senior Member, IEEE* 

Abstract—The design and synthesis of masked cryptographic 2 hardware implementations that are secure against power side-3 channel attacks (PSCAs) in the presence of glitches is a 4 challenging task. High-level synthesis (HLS) is a promising 5 technique for generating masked hardware directly from masked 6 software, offering opportunities for design space exploration. 7 However, conventional HLS tools make modifications that alter 8 the guarantee against PSCA security via masking, resulting in 9 an insecure register transfer level (RTL). Moreover, existing HLS 10 tools cannot place registers at designated places and balance 11 parallel paths in a masked cryptographic design. This is necessary <sup>12</sup> to stop the propagation glitches that may hamper PSCA-security. 13 This article introduces a domain-specific HLS tool tailored 14 to obtain a PSCA secure masked hardware implementation 15 directly from a masked software implementation. This tool <sup>16</sup> places registers at specific locations required by the glitch-robust 17 masking gadgets, resulting in a secure RTL. Furthermore, it 18 automatically balances parallel paths and facilitates a reduction 19 in latency while preserving the PSCA security guaranteed by 20 masking. Experimental results with the PRESENT Cipher's 21 S-box and AES Canright's S-box masked with four state-of-the-22 art gadgets, show that MaskedHLS produces RTLs with 73.9% 23 decrease in registers and 45.7% decrease in latency on an average 24 compared to manual register insertions. The PSCA security of 25 MaskedHLS generated RTLs is also shown with TVLA test.

26 Index Terms—High-level synthesis (HLS), masking, power 27 side-channel security, retiming.

28

#### I. INTRODUCTION

**B** MBEDDED devices implementing a cryptographic algorithm are susceptible to power side-channel attacks (PSCAs) [1], where an attacker uses the target device's power consumption information to extract the secret values processed by the cryptographic algorithm. These attacks exploit the direct correlation between the device's power consumption, which is a result of the overall transistor activity, and the computations being performed. Masking [2] is a countermeasure against such attacks. Masking splits the secret inputs into random shares drawn independently from a uniform random distribution. Thereafter, all the secret input dependent com-

Manuscript received 13 August 2024; accepted 13 August 2024. This work was supported in part by the Semiconductor Research Corporation Project under Grant 2022-IR-3170. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (Corresponding author: Nilotpola Sarma.)

The authors are with the Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati 781039, India (e-mail: s.nilotpola@iitg.ac.in).

Digital Object Identifier 10.1109/TCAD.2024.3447223

*re-randomizing* computations that cause their recombination. <sup>41</sup> This randomizes the results of intermediate computations, and <sup>42</sup> hence the power consumption. Masking can be applied at the <sup>43</sup> hardware [2], [3], [4] and software levels [5], [6]. <sup>44</sup>

Hardware masking must ensure resilience against the asyn-45 chronous behavior of circuits, such as those caused by *glitches* 46 that may cause the recombination of shares within the circuit, 47 removing the masking security. There are hardware masking 48 verification tools [3] to verify that a handwritten masked 49 hardware design is secure. However, they are limited in 50 applicability due to gaps in the hardware masking verification 51 theory [7], which prevents the scalability of verification to 52 higher orders. Further, keeping in mind the development of 53 new masking schemes/gadgets, there is an increased need 54 for design-space exploration at the hardware level. Thus, 55 developing secure masked hardware from scratch requires 56 significant expertise in the design, verification, and design-57 space exploration of masked designs. 58

In contrast, a software masked design is easier to obtain 59 from the algorithmic specification and easily verified [6]. 60 Therefore, ways to obtain masked hardware from the 61 corresponding masked software implementation would be 62 beneficial. This is indeed a possibility as the glitch-resistant 63 hardware masking properties are a superset of the software 64 masking properties. Also, most glitch-resistant hardware-65 masked gadgets like domain-oriented masking (DOM) [2], 66 HPCs [8], and COMAR [4] have the same structure as 67 their software-masked counterparts with the primary dif-68 ference being the inclusion of registers to prevent glitch 69 propagation. Thus, in order to generate PSCA-secure masked 70 hardware from masked software, a translation of gadget-71 masked intermediate code to register transfer level (RTL) is 72 desired. That can be followed by inserting registers at well-73 defined locations according to the masking gadget used. 74

In this regard, high-level synthesis (HLS), which automat-75 ically generates RTL hardware from descriptions in C/C++, 76 can be helpful. A few recent works [9] aim to use HLS to 77 convert masked software to masked hardware automatically. 78 In this work, we have shown that all stages of HLS can alter 79 the security of masked circuits. They have been discussed 80 in greater detail in Section IV-A. This suggests the need 81 for a domain-specific HLS tool for masked hardware design 82 focussing on the primary objective of keeping the side-channel 83 security of the circuit intact throughout the HLS process. 84

We propose a domain-specific HLS tool called MaskedHLS, which performs a security-preserving translation of softwarelevel cryptographic implementations into masked hardware. Specifically, the contributions of this work are as follows.

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

- We have analyzed the impact of HLS optimizations
   and the need for domain-specific HLS for PSCA-secure
   hardware design from masked software (in Section IV).
- We have utilized the concept of retiming to insert
   registers in designated locations and balance parallel
   paths with optimal latency and registers for gadget-based
   masked design to protect against glitches (in Section V).
- <sup>96</sup> 3) The correctness of MaskedHLS is shown (in
   <sup>97</sup> Section VI).
- 4) A thorough experiment with PRESENT Cipher's S-box
   and the Canright's AES-256 S-box masked with DOM,
   HPC1, HPC2, and COMAR gadgets shows the useful ness of our approach (in Section VII).

<sup>102</sup> MaskedHLS is generic enough to work on cryptographic <sup>103</sup> implementations using any masking gadget. To the best of our <sup>104</sup> knowledge, this is the first work that presents a complete HLS <sup>105</sup> flow for masked hardware design from masked software in <sup>106</sup> C/C++.

The remainder of this article is organized as follows. The related works are discussed in Section II. Section III covers the background needed to understand the working of MaskedHLS. Section IV illustrates the impact of HLS on the PSCA security of masked designs and the motivates our work. Section V discusses the flow of MaskedHLS and its steps in greater detail. Section VI discusses the correctness of our two section VII discusses the results of using MaskedHLS to n the selected benchmarks. Finally, Section VIII concludes this article.

#### 117

#### II. RELATED WORKS

## <sup>118</sup> Several works on HLS of cryptographic implemen-<sup>119</sup> tations have been published [10], [11], [12]. Studies <sup>120</sup> like [12] and [13] looked at the effects of various HLS <sup>121</sup> optimizations on the side-channel security. However, they do <sup>122</sup> not consider masked cryptographic implementations and the <sup>123</sup> impact of HLS on the security guaranteed by masking.

Sadhukhan et al. [9] demonstrated how to generate side-124 125 channel secure masked hardware in quick time using HLS. 126 They used a 3-bit bit-sliced DOM-masked AES S-box and 127 generated the Verilog (RTL) for it using the Bambu HLS 128 tool [14]. They observed that HLS does not always lead to side-channel secure hardware. Consequently, they examined 129 130 the pragmas in the HLS software and came up with certain 131 scenarios where an unguided application of pragmas would 132 lead to side-channel leakage. They then proposed remedies <sup>133</sup> for better application of such pragmas. Recently, a study by 134 Pundir et al. [15], highlighted the importance of consider-135 ing security when using HLS for hardware design. These 136 works point out that no existing HLS tool considers side-137 channel leakage while performing their code transformation 138 procedures. Moreover, generating secure hardware with these 139 HLS tools requires a case-by-case examination of all the 140 optimizations, which is a challenging task. Thus, there is 141 no existing work that develops a domain-specific HLS tool 142 for PSCA-secure RTL generation from masked cryptographic 143 designs.

#### III. BACKGROUND

144

145

#### A. Glitch-Resistant Masking

Hardware masking of cryptographic algorithms against 146 PSCAs proceeds by splitting the secret inputs into independent 147 random shares. For an affine component of the algorithm, 148 these shares can be computed independently of each other to 149 obtain the output shares. For instance, an  $\oplus$  (XOR) operation. <sup>150</sup> as in  $c = a \oplus b$ , can be split into  $c0 = a0 \oplus b0$  and c1 = 151 $a1 \oplus b1$ . Here, a and b are split into two shares initially 152 as (a0, a1) :  $(a \oplus r1, r1)$  and (b0, b1) :  $(b \oplus r2, r2)$ , 153 where r1 and r2 are drawn independently from a uniform 154 random distribution. Here, a0, b0, and c0 are 0-shares and 155 a1, b1, and c1 are 1-shares. Thereafter,  $c0 \oplus c1$  gives the 156 correct value of c. A nonlinear operation like  $\otimes$  (bit-wise 157 multiplication)<sup>1</sup> such as in  $c = a \otimes b$ , can be performed using 158 shares a0, a1 and b0, b1. But to perform the multiplication 159 operation, the four terms  $a0 \otimes b0$ ,  $a0 \otimes b1$ ,  $a1 \otimes b0$ , and 160  $a1 \otimes b1$  must be calculated. Two of these computations,  $a0 \otimes b1$  161 and  $a1 \otimes b0$ , can not be performed without combining the 0-162 shares with the 1-shares, violating the independence of shares 163 required for secure masking. Hence, these operations need to 164 be carefully remasked. 165

Some algorithmic tricks can be used to mask these nonlinear 166 computations to optimize the amount of remasking. For example, the *SecMult* algorithm by Rivain and Prouff [16] proceeds 168 by calculating the term  $a0 \otimes b0$  separately and then performing 169 masking with a random variable r as  $(a0 \otimes b0) \oplus r$ . The 170 other terms are computed as  $(((a1 \otimes b1) \oplus (a1 \otimes b0) \oplus 171$  $(a0 \otimes b1)) \oplus r)$  following the parenthesized order. This 172 requires two remasking operations leading to a correct masked 173 design. 174

However, this algorithm does not remain secure in a glitchy 175 circuit. Glitches are the phenomenon of different transition 176 times in the signals of a circuit caused by variations in wire 177 lengths and transistor speeds. As demonstrated in [17], assuming that only one share  $a_1$  arrives later than the others while 179 all other shares arrive simultaneously, the number of times the 180 gates in the *SecMult* circuit change value on different values 181 of *b* reveals a correlation between the power consumption and 182 the value of *b*. Thus, masking in glitchy circuits should be 183 carefully handled. Several masking schemes were designed to 184 be resistant to glitches [2], [18], [19], [20].

One approach toward glitch-resistant masking of cryptographic hardware is replacing all nonlinear operations with  $_{187}$ *gadgets* that are provably secure independently as well as in  $_{188}$ composition. A gadget is an algorithm that takes *n m*-shares  $_{189}$ as inputs (where *n* is the number of inputs to the gadget) and  $_{190}$ returns a single *m*-shared output. A gadget-based construction  $_{191}$ of a masked circuit replaces one or more nonlinear operations  $_{192}$ with gadgets. Depending on the security guarantees provided  $_{193}$ by the gadgets, the glitch-robust security of the gadgets in  $_{194}$ composition can be guaranteed. In the following section, we  $_{195}$ briefly introduce those gadgets.

<sup>1</sup>In this article,  $\otimes$  and & has been used interchangeably to mean bit-wise multiplication.  $\oplus$  and ^has been used interchangeably to mean bit-wise XOR.



Fig. 1. Masked multiplication gadgets (a) DOMAND, (b) HPC1, (c) HPC2, and (d) COMAR.

#### 197 B. Multiplication Gadgets

Groß et al. [2] presented DOM of hardware implementations 198 <sup>199</sup> of cryptographic algorithms against PSCAs. In a DOM-based 200 gadget, each input share corresponds to a domain. DOM ensures that the computations corresponding to each share are 201 202 carried out in their corresponding domain, and domains carry <sup>203</sup> out computations independently of each other. In this context, 204 nonlinear operations require computations across domains, and these cross-domain computations require *remasking* using 205 new random values. It was observed that glitches affected the 206 combination of cross-domain shares, and hence, registers are 207 used at those locations. An example of a DOMAND gate 208 multiplication gadget for one bit) is shown in Fig. 1(a). (a 209 <sup>210</sup> Here, the products containing cross-domain terms,  $a0 \otimes b1$  and  $a_{11} a_1 \otimes b_0$  are remasked using the same random value r sampled <sup>212</sup> from a uniform random distribution after which the outputs of 213 the masking gates (XOR) are registered.

A similar class of *nonlinear* gadgets were introduced in [3]. The strategy was to *remask* the inputs to the gadgets before multiplying. The HPC1 gadget, proceeds by refreshing one of the inputs of the DOM gadgets (with two operands) using a refresh (remasking) gadget. For the computation  $c = a \otimes b$ , an HPC1 gadget masks both the shares of the input *b* as:  $(b0 \oplus r0)$  and  $(b1 \oplus r0)$  and puts a register after these masked inputs before being input to the DOMAND circuit. The other inputs *a*0 and *a*1 are put into the DOMAND circuit. The HPC1 multiplication gadget is shown in Fig. 1(b).

In HPC2 [3], all the inputs that have been split into shares of two are registered. Thus, one register each is placed after *a*0, *a*1, *b*0, and *b*1 for the computation  $a \otimes b$  in two shares. After that the computation is performed as follows:  $c0 = ((a0 \otimes r) \oplus (b1 \otimes r)) \oplus (a0 \otimes b0)$  and  $c1 = ((a1 \otimes r) \oplus (b0 \otimes r)) \oplus (a1 \otimes b1)$ with registers being placed at all the input shares and four intermediate locations. The HPC2 multiplication gadget using two shares is shown in Fig. 1(c).

Fig. 1(d) represents the COMAR gadget for  $c = a \otimes b$ . All 232 233 the input signals are masked with the same mask bit r for the 234 O-shares and r' for the 1-shares. Four fresh mask bits r2 to r5 are used to mask the nonlinear terms. As shown, the shared 235  $\otimes (b1 \oplus r')) \oplus r^3) \oplus (((a1 \oplus r) \otimes (b0 \oplus r')) \oplus r^4) \oplus (((a1 \oplus r)) \oplus r^4) \oplus (((a1 \oplus r)) \oplus r^4) \oplus (((a1 \oplus r)) \oplus r^4)) \oplus ((a1 \oplus r)) \oplus r^4) \oplus (((a1 \oplus r)) \oplus r^4) \oplus (((a1 \oplus r)) \oplus r^4)) \oplus ((a1 \oplus r)) \oplus (a1 \oplus r^4)) \oplus ((a1 \oplus r^4)) \oplus (a1 \oplus r^4)) (a1 \oplus r^4)) \oplus (a1 \oplus r^4)) (a$ 237  $\otimes$  (b1  $\oplus$  r'))  $\oplus$  r5) and c1 = r2  $\oplus$  r3  $\oplus$  r4  $\oplus$  r5. This gadget 238 r) uses six masked bits which is larger than the HPC2 2-input 239 240 AND gadget. However, all instantiated two-input COMAR-241 AND gadgets in a circuit can use the same six random 242 masks.

### C. Retiming Basics

Retiming [21] is a widely used technique to change the <sup>244</sup> locations of the registers in a design without affecting the <sup>245</sup> input/output functionality of the design. In the following, we <sup>246</sup> formalize the retiming process. <sup>247</sup>

A sequential circuit is represented by a directed graph <sup>248</sup> G(V, E) where each  $v \in V$  is a design unit and each  $e_{u,v} \in E$  <sup>249</sup> is the edge corresponding to the flow of signal from the output <sup>250</sup> of design unit *u* to the input of design unit *v* for any  $u, v \in V$ . <sup>251</sup> Each edge  $e_{u,v} \in E$  has an edge weight  $w(e_{u,v})$  equal to the <sup>252</sup> number of registers in that edge such that  $w(e_{u,v}) \ge 0$ . Each <sup>253</sup> vertex  $v \in V$  has a constant computational delay d(v) such <sup>254</sup> that  $d(v) \ge 0$ . <sup>255</sup>

Given a *circuit* represented by a directed graph G(V, E), a <sup>256</sup> path p is a sequence of alternating vertices and edges such <sup>257</sup> that each edge is a fan-out of the previous vertex in the <sup>258</sup> sequence such that: computational delay of the path (d(p)) <sup>259</sup> is the summation of the computational delays of all nodes in <sup>260</sup> the path. Weight of the path p, (w(p)), is the summation of <sup>261</sup> the weights of all the edges  $e \in E$  in this path. A purely <sup>262</sup> combinational path in a circuit will therefore have w(p) = 0. <sup>263</sup> The clock period (c) of a circuit can thus be written as <sup>264</sup>

$$c = \max_{p \mid w(p) = 0} d(p).$$
 (1) 265

A retiming label, r(v), associated with each vertex  $v \in V$  <sup>266</sup> indicates the number of registers moved from the outputs to <sup>267</sup> the input of the vertex v associated with the retiming label. <sup>268</sup> Retiming is defined as assigning retiming labels r(u) to all <sup>269</sup> the design units  $u \in V$  of the circuit. If the edge weights for <sup>270</sup>  $e_{u,v} \in E$  in the original circuit, *G*, changes to an edge weight <sup>271</sup>  $w_r(e_{u,v})$  after retiming, then <sup>272</sup>

$$w_r(e_{u,v}) = r(v) + w_(e_{u,v}) - r(u).$$
 (2) 273

Given a target clock period c, the minimum period global 274 retiming of a circuit produces a retimed circuit subject to the 275 following constraints on the retiming labels. 276

1) Feasibility Constraint (FC): For each edge  $e_{u,v} \in E$ , 277 the edge weight  $w_r(e_{u,v})$  in the retimed circuit must be 278 non-negative, i.e.,  $w_r(e_{u,v}) \ge 0 \quad \forall e_{u,v} \in E$ . Using (2) 279

$$r(v) - r(u) \le w(e_{u,v}) \quad \forall e_{u,v} \in E.$$
 (3) 280

2) Critical Path Constraint (CPC): The delay d(p) of all <sup>281</sup> paths p with w(p) = 0 should be less or equal to the <sup>282</sup> clock period after retiming. <sup>283</sup>

<sup>284</sup> Consider any two nodes u and v in G. There can be multiple <sup>285</sup> paths from u to v. The minimum number of registers on any <sup>286</sup> path from u to v is W(u, v).

Let the computational delays of all *n* paths from *u* to v having W(u, v) registers be  $d(p_1), d(p_2), \ldots, d(p_n)$ . Then, D(u, v) is

290

$$D(u, v) = \max_{i=1}^{n} d(p_i).$$
 (4)

With D(u, v) > c for all paths from u to v,  $r(v) - \frac{292}{r(u)} + w(u, v) \ge 1$  must hold to make the critical path's computational delay  $\le c$ . Formally, the *CPC* can be restated 294 as: for all paths from u to v with D(u, v) > c

295 
$$r(u) - r(v) \le w(u, v) - 1.$$
 (5)

Thus, the objective of retiming is to identify the *retiming*  $^{297}$  *labels r* for all vertices that satisfy the constraints in (3)  $^{298}$  and (5). These can be solved using all pairs' shortest path as  $^{299}$  described in Section V.

## IV. ANALYSIS OF THE IMPACT OF HLS ON PSCA SECURITY

In this section, we first explore the impact of HLS optimizations on the PSCA security of masked hardware implementations. Following that, we discuss the need for automated optimal register insertion during the translation from masked software to masked hardware.

#### 307 A. Impact of HLS on Power Side-Channel Security

HLS carries out various optimizations that can be used to obtain a area/latency-optimized RTL from C/C++ code. Thus, given a gadget-based masked software code, HLS converts it to an RTL design applying these optimizations. We observe that the optimizations performed by HLS during this process impacts the PSCA security of a masked design. Using case stat studies of VivadoHLS [22] and Bambu [14], we present a few instances illustrating this observation.

1) HLS Front-End: The HLS front-end consists of the C 316  $_{317}$  compilation stage which translates the C/C++ code into an 318 intermediate representation (IR) using a compiler like GCC or 319 LLVM. This phase applies optimizations like expression sim-320 plification, code motion, reassociation, etc. that may hamper the security guarantees of the C-level masked implementation. 321 322 Below we present a few instances of such optimizations and <sup>323</sup> illustrate how they hamper the side-channel security of the IR. Reassociation: LLVM compiler reassociates some of the 324 325 intermediate computations causing insecure recombination 326 of shares within the algorithm. [9] identified this in the 327 Bambu HLS tool. For the C code in Listing 3 and its 328 interpretation in Fig. 3(a), the XOR gates i1 and i2 are <sup>329</sup> required after the cross-domain products p2 and p3 for secure 330 masking. However, LLVM shifts the XOR gates to mask  $_{331}$  the products p1 and p4 instead. The absence of these XOR 332 gates at the outputs of p2 and p3 results in an insecure 333 circuit. Specifically, y0 in Listing 3 is computed as y0 = $(a0 \otimes b1) \oplus z) \oplus (a0 \otimes b0)$ , ensuring that cross-domain 335 computations are masked before recombination. Reassociation

```
1. #include "ap_int.h"
2. ap_int<9> domand (ap_int<9> a0, ap_int<9> a1,
3. ap_int<9> b0, ap_int<9> b1, ap_int<9> z,
4. ap_int<9> *y0, ap_int<9> *y1) {
5. *y0 = ((a0 & b1) ^ z) ^ (a0 & b0);
6. *y1 = ((a1 & b0) ^ z) ^ (a1 & b1);
7. return 0;}
```

Listing 1. DOMAND expression

```
1. #include "ap_int.h"
 2. ap_int <9> multiply (ap_int <9>a0, ap_int <9>a1) {
 3.
    #pragma HLS INLINE off
 4.
         return a0 & a1:
 5. }
 6. ap_int <9>domand (ap_int <9>a0, ap_int <9>a1,
 7. ap_int <9>b0, ap_int <9>b1, ap_int <9>z,
    ap_int <9>*y0, ap_int <9>*y1)
 8.
 9.
    #pragma HLS EXPRESSION_BALANCE off
10. #pragma HLS allocation instances=multiply limit=2
11. function // above pragma enables resource sharing 12. *y0 = (multiply(a0, b1) \hat{z}) \hat{multiply}(a0, b0)
                                          multiply(a0, b0);
13. *y1 = (multiply(a1, b0) ^ z)
                                       ^
                                          multiply(a1, b1);
```

```
14. return 0;}
```

Listing 2. Resource-shared DOMAND

causes the computation to be carried out as  $y0 = ((a0 \otimes {}^{336} b0) \oplus z) \oplus (a0 \otimes b1)$  instead. We were unable to stop this  ${}^{337}$  optimization by LLVM using the Bambu tool version 0.9.6  ${}^{338}$  with #pragma HLS \_interface (variable) none\_registered as  ${}^{339}$  done in [9].

Expression Balancing in GCC: C/C++ code is often written 341 as a sequence of operations, resulting in a long chain of 342 operations at RTL after HLS. This can increase the delay in the 343 design. By default, VivadoHLS rearranges the operations using 344 associative and commutative properties. This rearranges oper- 345 ators to construct a balanced tree, reducing delay. However, 346 such an optimization might hamper the security of the masked 347 circuit. In Listing 1 for example, we have the DOMAND 348 software masked code which gets reassociated into the expres- 349 sion:  $v0 = ((a0 \otimes b0) \oplus z) \oplus (a0 \otimes b1)$  as a result of 350 these optimizations by GCC. For integer operations expression 351 balancing is enabled by default but can be disabled using 352 the #pragma HLS EXPRESSION\_BALANCE off directive as 353 shown in Listing 2. For floating-point operations, expression 354 balancing is disabled by default but may be enabled using the 355 #pragma HLS EXPRESSION BALANCE. 356

Thus, it is clear that the designer needs precise knowledge 357 of all the optimizations to avoid such consequences. 358

2) HLS Backend—Scheduling and Resource Allocation: <sup>359</sup> After the preprocessing stage, based on the target clock <sup>360</sup> period, the scheduler decides the number of time steps and <sup>361</sup> the scheduled time of each operation. For example, if the <sup>362</sup> target clock is 10 ns for the example in Listing 2, all the <sup>363</sup> operations are scheduled in one clock by VivadoHLS as shown <sup>364</sup> in Fig. 2(b). A single-clock operation-chained datapath will <sup>365</sup> be generated for the single-cycle schedule of Fig. 2(b). It is <sup>366</sup> datapath also introduces side-channel vulnerabilities in the <sup>367</sup> datapath also introduces side-channel vulnerabilities in the <sup>368</sup> RTL. However, when the target clock is set to 1 ns, the design <sup>369</sup> is scheduled in 2 time steps as shown in Fig. 2(c). The actual <sup>370</sup> datapath depends on the resource optimization of the HLS <sup>371</sup> tool. By default, most of the HLS tools generate a pipelined <sup>372</sup>



Fig. 2. Example: (a) CDFG of the behavior in Listing 3, (b) schedule for 10 ns, (c) schedule for 1 ns, (d) pipelined design, (e) resource-shared design, and (f) controller for resource-shared design.



Fig. 3. (a) Software-masked DOMAND hardware realization. (b) Hardwaremasked DOMAND circuit with masking and balancing registers.



373 design as the one in Fig. 2(d) generated from the schedule Fig. 2(c). On the other hand, a user can specify resource 374 in 375 constraints to restrict the area of the generated hardware. VivadoHLS allows the specification of resource bounds using 376 pragmas like #pragma HLS resource\_allocation for a function 377 operation to restrict its number of instances. Consider 378 or the Listing 2.<sup>2</sup> The number of multiplier instances has been 379 <sup>380</sup> restricted to 2 (line number 10). This results in a circuit with a datapath as shown in Fig. 2(e) where the resources are shared 381 <sup>382</sup> in a time-division multiplexed manner.

383 To control the execution of the datapath, a controller FSM as shown in Fig. 2(f) will also be generated by the HLS tool. Here, in state S1, the controller will assign  $\langle M0M1M2 \rangle = 000$ execute the operations scheduled in state S1. Similarly, it 386 to will assign (M0M1M2) = 111 in S2 to execute the operations 387 scheduled in S2. Such controller FSM may further introduce 388 glitches in the datapath as shown in [24]. The PSCA security of 389 the generated RTL may be compromised due to these glitches. 390 Thus, additional analysis is needed for such a controller. 391

3) Discussion: Thus, it is evident that masked designs are 392 <sup>393</sup> restrictive in terms of allowing for design-space exploration via rearrangement and resource sharing. Additionally, the yet 394 <sup>395</sup> unexplored security vulnerabilities of the HLS optimizations various other cryptographic implementations present a vast 396 range of possible security vulnerabilities. However, the steps in 397 converting masked software to masked hardware for state-of-398 <sup>399</sup> the-art masking schemes like DOM [2], HPC [8], COMAR [4] 400 primarily require an operation by operation conversion into 401 RTL from the IR. This should be followed by the insertion 402 of registers at proper locations in the design to stop leakage Listing 3. DOMAND C code

due to glitches. For the DOMAND circuit in Fig. 3(b), the 403 registers *r*01 and *r*10 are required as shown in Section III. 404 Thus, it may not be advisable to use a generic HLS tool to 405 directly generate PSCA secure masked hardware. Instead, the 406 HLS process seeking to leverage the software-level masking 407 security must focus on the optimal insertion of registers. In 408 the next section, we discuss how this can be optimally done. 409

#### B. Motivation of Our Work

Given a software-level masked implementation of a cryptographic algorithm, we need to add registers in specific places 412 in order to stop the propagation of glitches. HLS tools have 413 *pragma* directives to allow such annotation. 414

However, there is no guarantee that an HLS tool will not 415 choose to enforce these pragmas due to the other constraints. 416 For example, the Bambu HLS Version 0.9.6 ignored the 417 #pragma HLS none\_registered when applied on our example 418 in Listing 3. Further, a design may have many parallel paths. 419 To preserve the latency of the circuit, after the insertion 420 of registers in specific paths, the parallel paths would also 421 require register insertion. For example, consider the circuit 422 given in Fig. 3(a). This circuit corresponds to the DOMAND 423 software specification in Listing 3. DOM-masked hardware 424 requires the insertion of registers r01 and r10, as shown in 425 Fig. 3(b). With only these two registers, the inputs to the 426 gates y0/y1 have different latency. This will results in incorrect 427 circuit behavior. Thus, the balancing registers r00 and r11 428 must be inserted. Fig. 3(b) is the circuit corresponding to an 429 HLS-C input annotated as in Listing 4. For bigger circuits, 430

<sup>&</sup>lt;sup>2</sup>Listings 1–3 are different representations of the same DOMAND behavior. We took three variations to illustrate the various security implications of HLS.



Fig. 4. Example to illustrate the need for optimal register balancing in masked circuits.

there may be many parallel paths. Therefore, register annotations that facilitate register insertion in parallel paths need
automation.

For register insertion in multiple locations, the number of 434 435 *balancing registers* and the design latency must be minimized 436 as well. Consider the circuit in Fig. 4. Let us assume that the 437 registers numbered 4, 5, 9, and 12 are required by a masking <sup>438</sup> scheme for security. To insert registers 4 and 5, registers 1–3 439 and 6–8 need to be inserted to balance the parallel paths. 440 Now, inserting registers 9 and 12 will require the insertion of 441 registers 10 and 11 to balance the paths at gates 11 and 12. 442 Thus, a total of 12 registers need to be inserted, resulting in 443 an overall latency of 2. However, careful examination of the 444 circuit reveals that registers 1, 2, 7, 8, 10, and 11 can be 445 optimized out. With the other 6 registers (3-6, 9, and 12) the 446 circuit has an overall latency of 1 and all the parallel paths in 447 the circuit are balanced. This illustrates the need for optimal 448 register balancing in masked circuits.

In our opinion, modern HLS tools perform too many optimizations which are counter-productive for PSCA secure hardware generation. There should be one-to-one translation from the C code to RTL. Moreover, register insertion and balancing are the most important measures to stop the propagation of glitches while maintaining minimum register usage and latency. None of the existing HLS tools can do these tasks in an automated way. *This calls for a domain-specific HLS tool for masked designs*. Such a tool would not create vulnerabilities due to HLS and retain the security properties required while performing register balancing automatically. In this work, we have developed an automated register balancing approach at behavioral level using the concept of retiming [21]. The concept of retiming is presented in Section III-C.

#### V. PROPOSED MASKEDHLS FLOW

463

Acommon approach toward masking cryptographic implementations is to replace the unmasked operations in the overall masked gadgets. The state-of-the-art masked gadgets like DOMAND, HPC1, HPC2, and COMAR discussed in Section III-B have locations for the insertion of registers. These masking gadgets at hardware and software differ only in the presence of registers for the hardware true are conversion from software to hardware-masked designs we masked to annotate the software-masked code with directives for the placement of registers. In VivadoHLS we could realize this  $^{474}$  by defining a template class *template* < classT > T reg(Tx)  $^{475}$  and using it akin to a function call. In addition to inserting  $^{476}$  registers in specific locations, we also need to identify an  $^{477}$  optimal number of pipelined states and the registers required  $^{478}$  to balance parallel paths as discussed above. Our proposed  $^{479}$  MaskedHLS does exactly that while ensuring the PSCA-  $^{480}$  security of its output.

The input to MaskedHLS is a software implementation 482 of a cryptographic algorithm that has been masked using 483 gadgets. The gadgets have locations for register insertion for 484 glitch-robust masking and these locations are indicated in 485 the input software implementation using annotations. Given 486 these inputs, MaskedHLS identifies the minimum possible 487 pipeline stages in the circuit satisfying all necessary register 488 requirements specified by the annotations. In the next step, 489 the register balancing module of MaskedHLS identifies all 490 locations in parallel paths where registers need to be added. 491 This produces an annotated C code on which MaskedHLS 492 performs a one-to-one translation into RTL code with registers 493 inserted in all the places as required by masking as well 494 as balancing. Finally, MaskedHLS creates a pipelined RTL 495 design. The overall flow of MaskedHLS is shown in Fig. 6. 496 The steps are discussed in detail below. 497

#### A. Register Balancing at Behavioral Level

Given an unmasked software implementation in C/C++, 499 the masked software is obtained by replacing the nonlinear 500 operations with the corresponding gadgets according to the 501 masking scheme. The masking gadget/scheme specifies where 502 registers must be inserted to maintain PSCA security in 503 the corresponding hardware. These locations are indicated 504 by annotations in the C/C++ input as (*lhs of operation*) 505 $= reg(\langle rhs \ of \ operation \rangle)$ . We need to put a register in 506 those locations and balance parallel paths automatically, with 507 minimum pipelined stages. To do so, the annotated C code is 508 converted into an abstract syntax tree (AST). This AST has 509 the same structure as the graph definition of the sequential 510 circuits described in Section III-C. We develop a method that 511 creates a special model of the AST and utilizes retiming logic 512 on it to achieve the above goal. 513

498

Let us consider that the target clock period is *c* in hardware <sup>514</sup> implementation. For a given software code, the target clock <sup>515</sup> period is always known. The AST is modified as follows to <sup>516</sup> create the *HLS model*. <sup>517</sup>

- Adding Source and Sink Nodes: A source node is added 518 to the AST for all the inputs with edge weights 0, and 519 a sink node is added for all the output nodes with edge 520 weights 0. 521
- 2) *Adding a Back-Edge:* A directed edge is added from the 522 sink node to the source node. 523

Such a model will allow us to add the additional registers <sup>524</sup> in the back edge, and later, balancing will move them into <sup>525</sup> the desired locations. In the created *HLS model*, we make the <sup>526</sup> following changes to enable *register balancing*. <sup>527</sup>

1) Adding Dummy Nodes: After each node  $v \in V$ , which 528 has an annotation for a register insertion succeeding it, 529 a dummy-node v' is inserted. 530



Fig. 5. (a) AST before retiming. (b) HLS-model with back edge. (c) HLS-model after retiming (retiming labels shown in parenthesis). (d) Final circuit after removing dummy nodes and back edge.



Fig. 6. Flow of MaskedHLS tool.

2) Assigning Computational Delay to Nodes: The nodes v, after which registers must be added, and the dummy nodes v' are assigned computational delay of d(v) =c and d(v') = c, respectively. All other nodes  $u \in V$ apart from the ones assigned a computational delay of c in the previous step are assigned computational delay d(u) = 0.

Any path *p* involving the edge  $e_{\nu,\nu'}$ , will have a delay 539 of 2*c*. Therefore, such a path will fail to meet the target clock 540 period of *c*. Hence, a register must be inserted in that path at 541 the location between  $\nu$  and  $\nu'$  to meet the CPC required for 542 minimum period global retiming as defined in Section III-C. 543 By virtue of retiming, a register will be added in the parallel 544 paths as well.

For the example in Listing 3, a *HLS model* is constructed in 546 Fig. 5(a). One dummy node is inserted following each white-547 colored node (cross-domain nodes) and colored white as in 548 Fig. 5(b). Assuming the target clock period is 1, all white-549 colored nodes are assigned the computational delay d(v) = 1. 550 For all other nodes, the computational delay d(u) = 0.

## <sup>551</sup> B. Finding the Maximum Number of Register Annotations in <sup>552</sup> Path

Among all the paths in the *HLS model* between the source node and the sink node, the maximum number of annotations for register insertion, thereafter referred to as *maximum extra regs*, is identified using a depth first search (DFS). Before being translated to RTL, the *HLS model* should contain these many registers in all parallel paths between source and sink. Therefore, *maximum extra regs* will determine the latency of the generated RTL. These extra registers are added as weight in the back edge between the source and the sink. For all other edges, the edge weight is assigned to zero. The *HLS model* is obtained from the C code, which initially had no registers.

#### 564 C. Calculation of Retiming Constraints

For each node, we consider the retiming label r(v). FCs are calculated for each edge  $e_{u,v}$  and CPCs are calculated for each

TABLE IFCs for the Circuit in Fig. 5(b)

r(i2) - r(p3) <= 0	r(i1) - r(p2) <= 0
r(y1) - r(p4) <= 0	r(y0) - r(p1) <= 0
r(p4) - r(source) <= 0	r(p3) - r(source) <= 0
r(p2) - r(source) <= 0	r(p1) - r(source) <= 0
r(sink) - r(y1) <= 0	r(sink) - r(y0) <= 0
r(source) - r(sink) <= 1	r(d2) - r(i2) <= 0
r(d1) - r(i1) <= 0	

TABLE II CPCs for Fig. 5(b)



Fig. 7. (a) DOMAND-composed circuit. (b) Part of a circuit with two register insertions in series. (c) Register insertion in series. (d) Register insertion in series using an extra register.

path from u to v such that D(u, v) > 1. For the HLS model 567 in Fig. 5(b), the FCs are shown in Table I and some of the 568 CPCs are shown in Table II. 569

570

#### D. Inserting Registers in Series

In gadget based masking a situation may thus arise where  $_{571}$  a single path contains two locations where registers need to  $_{572}$  be inserted. Consider the two DOMAND gadgets composed  $_{573}$  with each other in Fig. 7(a). To make the Gadget1-Gadget2  $_{574}$  combination *composable*, the registers *r*20 and *r*21 must be  $_{575}$  inserted as shown in Fig. 7(b). The target clock is c = 1. If  $_{576}$  we want to insert registers after gates 1 and 2 then we have to  $_{577}$  specify retiming constraints on both of them, thus, inserting  $_{578}$ 

579 a dummy node after each of them, as shown in Fig. 7(c). Now the d(v) values for the nodes become d(1) = 1. d(1d) = 1 $_{581}$  1, d(2) = 1, and d(2d) = 1. The D(u, v) values are now:  $_{582} D(1, 1d) = 2, D(1d, 2) = 2$ , and D(2, 2d) = 2. Thus, these edges  $e_{1,1d}$ ,  $e_{1d,2}$ , and  $e_{2,2d}$  violate the CPCs. Hence, 3 583 3 <sup>584</sup> registers are placed into the circuit at locations where w =in Fig. 7(c). Here, the register between nodes 1d and 21 585 not needed, and as a result, the circuit is not balanced 586 IS with minimum latency. The adding dummy nodes step from 587 588 Section V-A is updated by the addition of these steps to address this issue as follows. 589

1) A redundant register at the edge between 1*d* and 2 is deliberately inserted into the HLS model. This causes the critical path from  $1d \rightarrow 2$  to break into two paths that meet the target clock c = 1. This register is later removed after retiming.

2) To ensure that this register is not moved by retiming,
it is *locked* with two nodes at its input and output,
respectively. After the dummy node 1*d*, two other nodes *R*1*i* and *R*1*o* are inserted. Similarly for node 2*d*.

3) Register-lock constraints are added for each R. r(RIn) == r(ROut). This constraint ensures that the number of registers moved into the edge  $e_{RIn,ROut}$  equals the number of registers moved out of this edge. This means registers can move across this edge without affecting the existing edge weight; thus, it locks the register.

This results in the AST in Fig. 7(d) and the subsequent steps can be performed on it.

#### 608 E. Finding the Retiming Labels

To find the values of *retiming labels* that satisfy these constraints, we construct a constraint graph as follows.

- 611 1) For each *retiming label* r(v), a node v' is created.
- <sup>612</sup> 2) If N is the number of nodes in the circuit, a N + 1th <sup>613</sup> node is created.
- <sup>614</sup> 3) For each inequality  $r(u) r(v) \le k$ , an edge  $v' \to u'$ <sup>615</sup> from the nodes v' to u' of weight k is drawn. It is possible
- from the nodes v' to u' of weight k is drawn. It is p that k < 0 for some set of retiming labels.
- 4) For each node  $v' \in V'$ , an edge  $N + 1 \rightarrow v'$  from the nodes N + 1 to the v' with weight 0 is drawn. At this point, the graph is guaranteed to not contain any negative edge cycle as shown in Lemma 2.

621 Using Lemma 1, the shortest path from N + 1 to any node v'will give the correct *retiming label* corresponding to v'. 622 623 Since, there are no negative weight cycles in the constraint graph G' (as shown in Lemma 2), we can apply the Dijkstra's 624 625 single-source shortest path algorithm to obtain the retiming 626 *labels* r(v). The retiming labels obtained as a solution for 627 the HLS model in Fig. 5(b) are shown (within parenthesis)  $_{628}$  for each vertex in Fig. 5(c). The retiming labels satisfying all 629 the constraints will give us the correct locations in the circuit 630 where registers have to be inserted. The register balanced design obtained using these r(v) values is shown in Fig. 5(d). 631 632 After retiming, all dummy nodes and edges are removed. 633 MaskedHLS will generate a register balanced C code from 634 this HLS model. The register balanced, annotated C code, 635 corresponding to Listing 3 is shown in Listing 4. It may be

1.	int domand (bool a0,
2.	bool a1, bool b0,
3.	bool b1, bool z,
4.	bool *i1, bool *i2,
5.	<pre>bool *y0, bool *y1)</pre>
6.	$\{p2 = a0 * b1;$
7.	$i1 = reg(p2 \hat{z});$
8.	p3 = a1 * b0;
9.	$i2 = reg(p3 \hat{z});$
0.	p1 = reg(a0 * b0);
1.	p4 = reg(a1 * b1);
2.	$*y0 = *i1 ^{p1};$
3.	$*y1 = *i2 \hat{p}4;$
4.	} return 0:}

Listing 4. DOMAND with register annotations.

noted that registers are added in the designated locations and 636 in all parallel paths. 637

#### F. Generating Pipelined RTL Design 638

The final phase of MaskedHLS takes the register-annotated <sup>639</sup> C-code obtained from the previous step and generates RTL <sup>640</sup> from it. This translation of C-code to Verilog is done via a <sup>641</sup> one-to-one mapping from the AST at C to RTL. The tool <sup>642</sup> places registers according to the annotations in the C-code. <sup>643</sup> Our tool does not apply any optimizations in the process. This <sup>644</sup> effectively creates a pipelined RTL design with the number of <sup>645</sup> pipeline stages equal to the maximum number of registers in <sup>646</sup> a path (as identified in Section V-B). <sup>647</sup>

#### VI. CORRECTNESS OF MASKEDHLS

648

In this section, we prove the correctness of our regis- 649 ter balancing approach in MaskedHLS. We also show that 650 MaskedHLS add minimum number of pipelined stages. 651

*Lemma 1:* The shortest path from N + 1 to v' in the <sup>652</sup> constraint graph will give the *retiming label* satisfying the <sup>653</sup> constraints.

*Proof [(By Induction) Base]:* There is a direct edge form 655 N+1 to each vertex v' with weight 0. If this edge is the shortest 656 path from N + 1 to v', then the retiming label r(v') = 0. It 657 means there will be no registers moved across v'. 658

Now, assume the shortest path to v' is through u', i.e.,  $N + {}_{659}$   $1 \xrightarrow{0} u' \xrightarrow{-k} v'$  is the shortest path. The edge  $e_{u',v'}$  came from  ${}_{660}$ the retiming constraint  $r(v') - r(u') \leq -k$ . The retiming label  ${}_{661}$ of u' must be 0. So the value of the shortest path to v', i.e.,  ${}_{662}$ -k will satisfy the constraint.

Inductive Step: Now assume we have another vertex u' in 664 the constraint graph with a direct edge to v' with the edge 665 weight  $w_{u',v'} = l$ . Let the shortest path to u' of length -m 666 (from the base case  $m \ge 0$ ) already exist and be equal to the 667 value of the retiming label of u': r(u') = -m. Therefore, given 668 this node u', the shortest path from N + 1 to v' either passes 669 through u' or does not. 670

*Case I:* The shortest path from N + 1 to v' is the path 671  $N + 1 \xrightarrow{0} v'$ . The direct edge from N + 1 to v' is the shortest 672 path. Therefore,  $w(N+1 \xrightarrow{-m} u' \xrightarrow{l} v') \ge w(N+1 \xrightarrow{0} v') \Longrightarrow$  673  $-m + l \ge 0$ . Putting the value of r(u') = -m in this equation 674 we get:  $l + r(u') \ge 0 \Longrightarrow 0 - r(u') \le l \Longrightarrow r(v') - r(u') \le l$  675 which is the constraint on the vertex v'. Hence, the constraint 676 is satisfied in this case. 677 *Case II:* The shortest path from N + 1 to v' is  $N + 1 \xrightarrow{-m} u' \xrightarrow{l} v'$ . So the shortest path's weight is -m+l. Here, r(v') = -m+l. Now, we have to show that the constraint on v',  $r(v') - \frac{681}{1}r(u') \le l$  is satisfied with the retiming constraints. Putting the value r(v') = -m+l in the constraint's RHS we have  $\frac{683}{1}r(v') - r(u') \Longrightarrow -m+l - (-m) \Longrightarrow l$  which is  $\le l$ . Hence,  $\frac{684}{1}$  the constraint for this case is satisfied.

To find the correct set of retiming labels, a solution to the constraint graph must be found. The shortest path algorithm can be used for that purpose. For shortest path to give a solution, which is a correct set of retiming labels, the graph should contain no negative weight cycles as otherwise no solution can be reached using shortest path.

*Lemma 2:* The constraint graph contains no negative weight cycles.

*Proof Idea:* We start by considering a hypothetical negative 693 weight cycle C in the constraint graph, the weight of which 695 is:  $w_C = \sum_i w_{i,i+1}$ , where  $w_{i,i+1}$  denotes the weight of the 696 edge  $e_{i,i+1}$  in C. We observe that for any cycle C in the 697 HLS model, there is one or more (due to CPCs there may <sup>698</sup> be multiple edges in the constraint graph corresponding to one edge between two nodes in the HLS model) cycle in the <sup>700</sup> constraint graph derived from that cycle. Also, since there are 701 no loops in the input circuit, thus the only cycles in the HLS  $_{702}$  model will contain the edge  $e_{sink,src}$ . Hence, for each cycle 703 in the constraint graph, there exists an equivalent path in the Total HLS model from  $src \rightarrow sink$ . The weights along this path <sup>705</sup> represent the number of registers moved across the vertices in <sup>706</sup> the path, which is the total number of registers contained in the 707 path. Since a circuit cannot have a path from input to output with a negative number of registers, the sum of weights along 708 <sup>709</sup> the path must be non-negative. By removing the edge  $e_{sink,src}$ 710 from cycle C, we obtain a path from source to sink in the 711 HLS model. The sum of weights along this path must also be <sup>712</sup> non-negative. However, the weight of cycle C is negative. This 713 leads to a contradiction. Thus, our initial assumption of the 714 existence of a negative weight cycle in the constraint graph is 715 false.

At this point, it is noteworthy that our *register balancing* procedure will always terminate with a solution. It will never the case that an infeasible set of constraints is generated for which there is no solution possible. As discussed in Section V-B, we identify the maximum number of registers needed in a path and assign that as the weight of the edge between the source and the sink. These registers adequately satisfy all constraints. In Lemma 3 we prove the termination of our procedure.

*Lemma 3:* Register balancing will always terminate with r26 a solution resulting in the same latency as the number of r27 registers inserted into the back edge.

*Proof:* Let the circuit obtained via register balancing using our method be *C*. Let the *maximum extra regs* value we have obtained after the DFS of the AST with the annotations be *m*. For a minimal latency circuit, we need to have a circuit with m registers in all parallel paths. Say our circuit *C* has m + kregisters in a parallel path after register-balancing. Then, our circuit *C* will have an un-optimal latency. We have to prove that such a scenario will never be reached by our *register* 735 *balancing* procedure. So let us assume there is a path p after 736 retiming with a weight w(p) = m + k for some k > 0. Then, 737 for this path  $src \rightarrow v_i \rightarrow v_{i+1} \rightarrow \cdots \rightarrow v_N \rightarrow \text{sink}$ , following 738 from the convention of retiming rules in Section III-C where 739 weight of each edge before retiming is  $w(e_{j,j+1})$  and after 740 retiming are  $w_r(e_{j,j+1})$ , we have: 741

$$w_r(e_{src,v_i}) = r(v_i) - r(src) + w(e_{src,v_i})$$
<sup>742</sup>

$$w_r(e_{v_i,v_{i+1}}) = r(v_{i+1}) - r(v_i) + w(e_{v_i,v_{i+1}})$$
<sup>743</sup>

$$w_r(e_{v_N,\text{sink}}) = r(\text{sink}) - r(v_N) + w(e_{v_N,\text{sink}}).$$
 745

Adding them all, we get the weight of the path w(p) to be, 746

$$w_r(e_{src,v_i}) + w_r(e_{v_i,v_{i+1}}) + \cdots$$
 747

$$+w_r(e_{v_N,\text{sink}}) = w(p) = r(\text{sink}) - r(src)$$
748

$$\implies r(\operatorname{sink}) - r(\operatorname{src}) = m + k.$$
 749

Since we must move the registers from the sink  $\rightarrow$  *src* 750 edge into the path *p* via retiming, therefore r(src) = -m. 751 r(sink) = 0. Therefore, following from above, r(sink) - 752  $r(src) = m + k \implies 0 - (-m) \neq m + k$ , which is a 753 contradiction. Thus, our initial assumption is wrong. Hence, 754 retiming results in a circuit with an optimal latency.

*Lemma 4:* Retiming does not change the PSCA security of 756 the circuit. 757

*Proof:* The retiming procedure only inserts registers at 758 the locations annotated in the input C code and the locations 759 requiring balancing. Introducing registers at locations other 760 than the locations annotated (balancing registers) does not 761 compromise the security. Since we lock all the existing 762 registers using register locking constraints, retiming will not 763 move any existing registers. Therefore, there is no removal, 764 insertion or movement of any circuit components during 765 register-balancing that can impact the security guaranteed by 766 masking. Hence, retiming does not impact the PSCA security 767 of the circuit.

#### A. Complexity Analysis

The complexity of MaskedHLS is upper bound by the com- 770 plexity of the register-balancing procedure. The calculation of 771 the D and W matrices together takes  $O(n^3)$  time where n is 772 the number of nodes in the AST of input. This is because 773 they can be obtained using all pairs shortest-path. Following 774 that, the FCs are obtained for each edge of the graph in 775  $O(n^2)$  [as the number of edges in a graph is  $O(n^2)$ ] and CPCs 776 for each edge  $e_{u,v}$  where D(u, v) > c which is at most 777  $O(n^2)$ . These constraints are then modeled using a constraint 778 graph which is linear in the number of constraints which is 779  $O(n^2)$ . These constraints are solved again using the Dijkstra's 780 algorithm on the constraint graph which takes  $O(n^3)$  (i.e.,  $V + _{781}$ E, |V| = n here n is the number of nodes in the original 782 HLS model. Therefore, the time complexity of the balancing 783 procedure is  $O(n^3)$  in the number of nodes in the retiming 784 model n. 785

786

TABLE III						
RESULTS FOR	MASKEDHLS					

Design	#ann_regs	#bal_regs	#total_regs	#C	#nodes	#RTL	Runtime (s)
PRESENT_DOMAND	16	36	52	83	105	299	0.33
PRESENT_HPC1	32	68	100	84	169	454	0.40
PRESENT_HPC2	48	82	130	91	168	420	0.33
PRESENT_COMAR	56	38	94	94	209	515	0.88
AES_DOMAND	72	999	1071	485	1308	5307	11.22
AES_HPC1	216	1689	1905	515	1668	7707	25.77
AES_HPC2	432	1587	2019	481	1884	7875	64.87
AES_COMAR	468	2486	2954	495	2322	10261	119.17

#### VII. EXPERIMENTAL RESULTS

#### 787 A. Implementation and Benchmark Details

MaskedHLS makes use of Pycparser [25] to parse the AST of the input C-code on which the balancing procedure and the one-to-one transformation to RTL are performed. We have tested MaskedHLS on four different variants of the PRESENT Cipher's 4-bit S-box [26] and Canright's AES-256 S-box [27] masked using four different gadgets: 1) the DOMAND gadget; 2) the HPC1 gadget; 3) the HPC2 gadget; and 4) the COMAR gadget, respectively. The source code of MaskedHLS is available on github.<sup>3</sup>

#### 797 B. MaskedHLS Synthesis Results

Table III presents the results of MaskedHLS on all the eight test-cases. The runtime of MaskedHLS is dependent on the number of nodes being processed. Specially, MaskedHLS an average of 54 s on the AES S-box designs with an average of 1795 nodes; and an average of 0.48 s on the PRESENT S-box designs with an average of 422 nodes. AES\_COMAR took a significantly longer time to synthesize using MaskedHLS due to the higher number of constraints generated during register balancing due to a higher number of critical paths in the design for AES\_COMAR compared to the other AES S-box designs. The major part of the time is taken in register balancing.

In Table III, the number of registers annotated initially for gadgets (#ann\_regs) and the number of additional registers inserted by MaskedHLS for balancing (#bal\_regs), the total number of registers (#total\_regs) and the lines of code in input C (#C) and RTL (#RTL) are also shown. As seen in Table III, the runtime of MaskedHLS on a 6-core Intel i7-8700 CPU operating at 3.20 GHz is less than 1 s for all PRESENT S-boxes and less than two min for all AES S-boxes.

The generated RTLs from MaskedHLS were synthesized to netlists using Synopsys design compiler (DC) using the TSL18FS120 cell library from Tower Semiconductor Ltd. at 180 nm technology node. To ensure that the downstream synthesis tool does not impact the security of the generated RTL via optimizations, we added commands (like *set\_dont\_touch*) via optimizations, we added commands (like *set\_dont\_touch*) overhead due to balancing, the gadget-based masked c-codes for all designs sans the registers were synthesized to RTL. These, too, were converted to netlist using the Synopsys DC with the same library. The area and latency data from the DC's synthesis report were obtained for both versions of the designs while constraining the circuit to use only and, xor and invert

TABLE IV Area and Timing Overhead Comparison With Designs Without Registers

Design	Area(wo_reg)	Area(w_reg)	Timing(wo_reg)	Timing(w_reg)
PRESENT_unmasked	940.11	NA	1.11	NA
PRESENT_DOMAND	2639.22	5546.05	1.64	0.93
PRESENT_HPC1	2614.83	8815.18	1.69	0.83
PRESENT_HPC2	3220.92	10788.05	1.85	0.94
PRESENT_COMAR	2892.56	8936.05	1.82	0.98
PRESENT_average		2.97x		0.52x
AES_unmasked	55728.13	NA	18.99	NA
AES_DOM	1002202.72	1841877.19	28.01	5.72
AES_HPC1	1004612.10	3136636.19	28.94	4.12
AES_HPC2	1028632.47	2305685.39	31.60	4.50
AES_COMAR	134810.27	2727581.43	31.12	2.44
AES_average		6.85x		0.13x

wo\_regs corresponds to the gadget based masked circuit without registers, w\_reg corresponds to the output of MaskedHLS(gadget based masked circuit with registers according to the masking scheme and balancing registers in parallel paths). Timing is in nanoseconds.

TABLE V Comparison of Register and Latency savings using MaskedHLS and Manual Methods

Design		Registers		Latency		
_	MaskedHLS	Manually	Saving(%)	MaskedHLS	Manually	Saving(%)
PRESENT_DOMAND	52	168	69.0	3	5	40
PRESENT_HPC1	100	290	65.5	5	9	44.5
PRESENT_HPC2	130	398	67.3	5	10	50
PRESENT_COMAR	94	570	83.5	5	9	44.5
AES_DOMAND	1071	4752	77.4	5	9	44.5
AES_HPC1	1905	6578	71.0	7	13	46.1
AES_HPC2	2019	8901	77.3	7	13	46.1
AES_COMAR	2954	14987	80.2	13	25	50
Average			73.9			45.7

gates and registers wherever necessary. Table IV shows the 831 comparison of total area and timing for all the designs against 832 the versions without registers. It may be observed that the area 833 has increased by 2.97 and  $6.85 \times$  on an average for PRESENT 834 S-boxes and AES S-boxes, respectively, after inserting the 835 register. We have also added area and timing results for the 836 AES S-box and PRESENT S-box designs in their native form 837 (without masking) to show the area overhead due to masking 838 (first row in each set of results in Table IV). The area overhead 839 of Masking is 5.9, 9.4, 11.5, and 9.5× for PRESENT S-box 840 masked using DOM, HPC1, HPC2, and COMAR, respectively. 841 For the Canright's AES S-box masked using DOM, HPC1, 842 HPC2, and COMAR, the area overhead due to masking is 33.1, 843 56.3, 41.3, and  $48.9\times$ , respectively. This increase in area is 844 because of the additional registers added by HLS. This is also 845 due to the fact that the technology mapping for a pipelined 846 design does not allow for much area optimization versus the 847 combinatorial circuits of the designs without registers which 848 get largely optimized. The clock period (in ns) for designs 849 generated by MaskedHLS is less due to the pipeline stages 850 added through registers. 851

#### C. Register Balancing Results

MaskedHLS optimizes balancing registers and hence leads <sup>853</sup> to a decrease in the number of registers in the RTL versus <sup>854</sup> the circuit derived via conventional methods as discussed in <sup>855</sup> Section IV-B. As can be seen in Table V, on an average over <sup>856</sup> both PRESENT S-box and AES S-box designs combined, <sup>857</sup> MaskedHLS results in an RTL with 73.9% lesser number of <sup>858</sup> registers and 45.7% less latency while ensuring PSCA-security <sup>859</sup> versus the conventional approach where registers are placed <sup>860</sup> in all parallel paths manually without any optimization as <sup>861</sup>



Fig. 8. T-values for: (a) PRESENT\_unmasked. (b) PRESENT\_DOMAND. (c) PRESENT\_HPC1. (d) PRESENT\_HPC2. (e) PRESENT\_COMAR. (For each design, the *x*-axis contains T-values and the *y*-axis contains the number of sample points per plaintext.)



Fig. 9. TVLA values versus the number of traces: (a) PRESENT\_ unmasked. (b) PRESENT\_DOMAND. (c) PRESENT\_HPC1. (d) PRESENT\_HPC2. (d) PRESENT\_COMAR. (For each design, the *x* axis contains T-values and the *y*-axis contains the number of traces for which that TVLA value was observed.)



Fig. 10. TVLA values versus the number of traces. (a) AES\_unmasked. (b) AES\_DOMAND. (c) AES\_HPC1. (d) AES\_HPC2. (e) AES\_COMAR. (For each design, the *x*-axis contains T-values and the *y*-axis contains the number of sample points per plaintext.)

<sup>862</sup> proposed in this work. This result affirms our objective of <sup>863</sup> obtaining minimum latency and registers.

#### 864 D. PSCA Security Analysis

It is necessary to verify that the output produced by 865 MaskedHLS is indeed secure. We performed the test-vector 866 leakage analysis (TVLA) [28] of the power traces of RTL 867 obtained through MaskedHLS and compared them with those 868 of unprotected (unmasked) design. Each RTL design was com-869 piled into netlist using Synopsys DC and TSL18FS120 cell 870 library. Then, the netlist was simulated using a testbench in the 871 872 Synopsys VCS simulator. The switching activity of the circuit was dumped into the value change dump (VCD) file. We 873 874 then used Synopsys PrimeTime, which used netlist generated <sup>875</sup> through DC and VCD file generated through VCS compiler, 876 giving the power traces in fast signal database (FSDB) format. 877 After that, Synopsys Custom WaveView tool was used to 878 extract power traces in CSV format from the FSDB file. On <sup>879</sup> this data, we applied the conventional TVLA method [28] to obtain the t-values. The t-value corresponding to one plaintext for all PRESENT designs is shown in Fig. 8. Clearly, 881 the unprotected design is leaking. Among the PRESENT S-box designs, PRESENT\_HPC1 and PRESENT\_COMAR 883 are more secure compared to PRESENT\_DOMAND and

PRESENT\_HPC2 whose *t*-value exceeded ||4.5|| in 18% and 885 16% cases, respectively. 886

We extracted power traces ranging from 5000 to 100 million. The objective was to check how good the protection was. The higher the number of traces for which the t-value does not cross the threshold of ||4.5||, the more secure the design is. Fig. 9 shows the trend of TVLA-values for this experiment for the PRESENT designs. The unprotected design crosses the ||4.5|| mark for around 6000 traces. Whereas the COMAR and HPC1-masked designs are secure upto 1.3 million traces. The threshold value crosses the ||4.5|| mark for around 220 thousand traces for DOMAND and around 600k for HPC2. HPC2 uses lesser random variables as compared to HPC1 as shown in Fig. 1(c). The design with COMAR is the most secure among all gadgets available. The experimental results are aligned with the theoretical analysis of the gadgets.

We also performed TVLA on the output of VivadoHLS [22] 901 on the DOMAND and COMAR masking gadget protected - 902 PRESENT S-box. It can be seen in the results in Fig. 11(a) 903 and (b) that the security is significantly lesser (20k and 800k 904 traces, respectively), in terms of number of traces to obtain a 905 correlation, compared to MaskedHLS output ( $\geq$  200k traces 906 and  $\geq$  1.3 million traces, respectively). We observed similar 907 results for PRESENT S-box using other gadgets (HPC1 and 908 HPC2). However, due to space limitations, we could not add 909



Fig. 11. TVLA values versus number of traces for: (a) PRESENT\_DOMAND and (b) PRESENT\_COMAR, both synthesized using VivadoHLS.

<sup>910</sup> all results. This reaffirms our motivation for a domain-specific <sup>911</sup> tool for PSCA-secure designs. Also, to test the efficacy of <sup>912</sup> our tool on bigger benchmarks, we have tested MaskedHLS <sup>913</sup> on the Canright's AES S-box [27] masked using the DOM, <sup>914</sup> HPC1, HPC2, and COMAR gadgets. The TVLA results <sup>915</sup> show that the key could not be revealed up to 1 million <sup>916</sup> traces for AES\_DOMAND, 30 million traces for AES\_HPC1, <sup>917</sup> 40 million traces for AES\_HPC2, and 100 million traces <sup>918</sup> for COMAR as shown in Fig. 10. The result for COMAR <sup>919</sup> corresponds to the claims reported in the original proposal <sup>920</sup> of the COMAR gadget [4]. Thus, our experiments clearly <sup>921</sup> show that MaskedHLS generates PSCA-secure RTL from the <sup>922</sup> masked software code.

#### VIII. CONCLUSION

Secure masked hardware design is a nontrivial task that 924 925 requires significant time and expertise. Therefore, obtaining 926 masked hardware from masked software using HLS is ben-927 eficial. We have shown that the existing HLS actually does <sup>928</sup> not guarantee the PSCA security of the generated RTL. To <sup>929</sup> address this shortcoming, we have developed MaskedHLS to <sup>930</sup> generate PSCA secure RTL from the masked software version <sup>931</sup> of the cryptographic designs. Experiments with two S-boxes <sup>932</sup> for four gadgets show that MaskedHLS save on an average 933 73.9% of registers and 45.7% of latency as compared to <sup>934</sup> the conventional processes. The TVLA analysis affirms the 935 PSCA security of generated RTLs. The state-of-the-art PSCA-<sup>936</sup> secure hardware design [7] focuses on reducing the number of 937 registers, design latency and randomness. In this regard, having <sup>938</sup> minimum balancing registers is crucial. MaskedHLS generates 939 RTL that uses minimum latency and registers to achieve 940 PSCA security. In future, we plan to integrate randomness 941 optimization strategies into MaskedHLS.

#### ACKNOWLEDGMENT

<sup>943</sup> The authors would like to thank Sujeet Narayan Kamble <sup>944</sup> and Mr. Thockchom Birjit Singha for their help in the <sup>945</sup> implementation of some parts of MaskedHLS.

#### 946

942

923

#### REFERENCES

- P47 [1] P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," in *Proc.* P48 AICC, 1999, pp. 388–397.
- 949 [2] H. Groß, S. Mangard, and T. Korak, "Domain-oriented masking: 950 Compact masked hardware implementations with arbitrary protec-
- 951 tion order," Cryptol. ePrint Arch., IACR, Bellevue, WA, USA, 952 Rep. 486/2016, 2016.

- [3] G. Cassiers, B. Grégoire, I. Levi, and F.-X. Standaert, "Hardware private 953 circuits: From trivial composition to full verification," *IEEE Trans.* 954 *Comput.*, vol. 70, no. 10, pp. 1677–1690, Oct. 2021.
- [4] D. Knichel and A. Moradi, "Composable gadgets with reused fresh 956 masks—First-order probing-secure hardware circuits with only 6 957 fresh masks," Cryptol. ePrint Arch., IACR, Bellevue, WA, USA, 958 Rep. 1141/2023, 2023. 959
- [5] J. Blömer, J. Guajardo, and V. Krummel, "Provably secure masking of 960 AES," in *Proc. SAC*, 2004, pp. 69–83.
- [6] A. Moss, E. Oswald, D. Page, and M. Tunstall, "Compiler assisted 962 masking," in Proc. CHES, 2012, pp. 58–75. 963
- T. Moos, A. Moradi, T. Schneider, and F.-X. Standaert, "Glitch-resistant 964 masking revisited: Or why proofs in the robust probing model are 965 needed," *IACR Trans. Cryptograph. Hardw. Embedded Syst.*, vol. 2019, 966 no. 2, pp. 256–292, 2019. [Online]. Available: https://tches.iacr.org/ 967 index.php/TCHES/article/view/7392 968
- [8] G. Cassiers and F.-X. Standaert, "Trivially and efficiently composing 969 masked gadgets with probe isolating non-interference," *IEEE Trans. Inf.* 970 *Forensics Security*, vol. 15, pp. 2542–2555, 2020.
- [9] R. Sadhukhan, S. Saha, and D. Mukhopadhyay, "Shortest path to secured 972 hardware: Domain oriented masking with high-level-synthesis," in *Proc.* 973 *ACM/IEEE DAC*, 2021, pp. 223–228. 974
- [10] S. Inagaki, M. Yang, Y. Li, K. Sakiyama, and Y. Hara-Azumi, 975 "Examining vulnerability of HLS-designed Chaskey-12 circuits to power 976 side-channel attacks," in *Proc. 23rd ISQED*, 2022, p. 1. 977
- [11] E. Ozcan and A. Aysu, "High-level synthesis of number-theoretic 978 transform: A case study for future cryptosystems," *IEEE Embedded Syst.* 979 *Lett.*, vol. 12, no. 4, pp. 133–136, Dec. 2020.
- [12] L. Zhang, D. Mu, W. Hu, Y. Tai, B. Jeremy, and R. Kastner, 981 "Memory-based high-level synthesis optimizations security exploration on the power side-channel," *IEEE Trans. Comput.-Aided* 983 *Design Integr. Circuits Syst.*, vol. 39, no. 10, pp. 2124–2137, 984 Oct. 2020. 985
- [13] S. C. Konigsmark, D. Chen, and M. D. Wong, "High-level synthesis for side-channel defense," in *Proc. IEEE 28th ASAP*, 2017, 987 pp. 37–44.
- [14] C. Pilato and F. Ferrandi, "Bambu: A modular framework for the high 989 level synthesis of memory-intensive applications," in *Proc. 23rd FPL*, 990 2013, pp. 1–4.
- [15] N. Pundir, S. Aftabjahani, R. Cammarota, M. Tehranipoor, and 992 F. Farahmandi, "Analyzing security vulnerabilities induced by highlevel synthesis," ACM J. Emerg. Technol. Comput. Syst., vol. 18, no. 3, 994 pp. 1–22, 2022. 995
- [16] M. Rivain and E. Prouff, "Provably secure higher-order masking of 996 AES," in *Proc. CHES*, 2010, pp. 413–427. 997
- B. Bilgin, "Threshold implementations: As countermeasure against 998 higher-order differential power analysis," Ph.D. dissertation, Res. Inf., 999 Univ. Twente, Enschede, The Netherlands, May 2015.
- [18] S. Nikova, C. Rechberger, and V. Rijmen, "Threshold implementa- 1001 tions against side-channel attacks and glitches," in *Proc. ICICS*, 2006, 1002 pp. 529–545.
- [19] E. Prouff and T. Roche, "Higher-order glitches free implementation 1004 of the AES using secure multi-party computation protocols," in *Proc.* 1005 *CHES*, 2011, pp. 63–78. 1006
- [20] B. Bilgin, B. Gierlichs, S. Nikova, V. Nikov, and V. Rijmen, 1007 "Higher-order threshold implementations," in *Proc. ASIACRYPT*, 2014, 1008 pp. 326–343.
- [21] K. K. Parhi, VLSI Digital Signal Processing Systems: Design and 1010 Implementation. New York, NY, USA: Wiley, 2007. 1011
- [22] "AMD; Vivado HLS," 2022. [Online]. Available: https://www.xilinx. 1012 com/products/design-tools/vivado.html 1013
- [23] S. Inagaki, M. Yang, Y. Li, K. Sakiyama, and Y. Hara-Azumi, "Power 1014 side-channel attack resistant circuit designs of ARX ciphers using high-1015 level synthesis," ACM Trans. Embedded Comput. Syst., vol. 22, no. 5, 1016 pp. 1–17, 2023. 1017
- [24] A. Raghunathan, S. Dey, and N. K. Jha, "Register transfer level power 1018 optimization with emphasis on glitch analysis and reduction," *IEEE* 1019 *Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 18, no. 8, 1020 pp. 1114–1131, Aug. 1999. 1021
- [25] E. Bendersky, "PyCParser C parser and AST generator written in 1022 Python," 2012. [Online]. Available: https://pypi.org/project/pycparser/ 1023
- [26] A. Bogdanov et al., "PRESENT: An ultra-lightweight block cipher," in 1024 Proc. 9th Int. Workshop CHES, Vienna, Austria, Sep. 2007, pp. 450–466. 1025
- [27] D. Canright, "A very compact S-box for AES," in Proc. Int. Workshop 1026 Cryptograph. Hardw. Embedded Syst., 2005, pp. 441–455. 1027
- [28] G. Becker et al., "Test vector leakage assessment (TVLA) methodology 1028 in practice," in *Proc. ICMC*, 2013, p. 13. 1029