HLS-Based Approach for Embedded Real-Time Ray Tracing in Wireless Communications

Jintong An^b and Selma Saidi^b

Abstract-With the development of wireless communication ² technology, complex and dynamic scenarios pose great challenges 3 to the Quality of Service (QoS) of wireless communication, 4 especially in indoor scenarios. The quality of beam management 5 can be greatly improved if signal ray-tracing module is embedded 6 in wireless devices to handle synthetic multipath transmissions 7 in real time. In this article, a novel reflection path derivation 8 algorithm for ray tracing of signal beams is proposed, which 9 builds the core mechanism of the proposed FPGA accelerator for 10 ray tracing: by decomposing the computation of the entire ray 11 path into mutually independent subproblems associated with the 12 respective planes involved in the reflection and implemented by 13 independent processing element on FPGAs, the parallelization of 14 the entire ray tracing is realized, which significantly improves the 15 convergence speed of the ray tracing; meanwhile, a new high-16 level synthesis workflow corresponds to the proposed algorithm 17 and hardware architecture is proposed, which opens the door 18 on synthesizing embedded hardware dedicated for robust and 19 real-time wireless communication. After validation, the method 20 proposed in this article can generate FPGA accelerator for 21 real-time ray-tracing effectively, which achieves ray-tracing sim-22 ulation in milliseconds.

Index Terms-Beamforming, FPGA, high-level synthesis 23 24 (HLS), real-time ray tracing.

I. ENVIRONMENTAL AWARENESS IN WIRELESS 25 COMMUNICATION AND RAY TRACING 26

7 ITH the booming development of communication 27 technologies, the resulting increase in frequency and 28 ²⁹ bandwidth poses challenges to the robustness of the Quality 30 of Service (QoS). For example, in indoor scenarios, due to 31 the complexity of the environment (e.g., placement of furni-32 ture, movement of people, etc.), the multipath transmission 33 effect caused by multiple reflections of signals on reflection 34 planes has a significant impact on beam tracking and link ³⁵ maintenance [1]. This effect is especially true for beamforming ³⁶ techniques of antenna arrays: by focusing the signal power in 37 a specific direction through beamforming to compensate for

Manuscript received 11 August 2024; accepted 12 August 2024. This work was supported by the German Federal Ministry of Education and Research (BMBF) in the course of the 6GEM Research Hub under Grant 16KISK038. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (Corresponding author: Jintong An.)

Jintong An is with the Chair of Embedded Systems, TU Dortmund University, 44227 Dortmund, Germany (e-mail: jintong.an@tu-dortmund.de).

Selma Saidi is with the Institute of Computer and Network Engineering, TU Braunschweig, 38106 Braunschweig, Germany (e-mail: saidi@ida.ing.tubs.de).

Digital Object Identifier 10.1109/TCAD.2024.3446710



Fig. 1. Ray-tracing simulation showing the effect on beams when the door is suddenly opened: Beamformer should re-establish the link between transmitter (TX) to receiver (RX) that was disconnected by the outage. (a) Before door's opening. (b) After door opens.

the path loss due to frequency increase, the signal coverage 38 is greatly enhanced and the data rate is also increased. 39 While this is an advantage over omni-directional antennas, 40 it also introduces complex tracking mechanisms for dynamic 41 targets. When transmitting in complex indoor environments, 42 the multipath effect makes beam management more difficult, 43 and the beamformer (beam management unit) must detect, 44 predict and select the optimal direction for transmission, 45 which is highly dependent on the environment, and once the 46 environment suddenly changes, such as opening the door, 47 causing the original beam configuration to fail, the beamformer 48 has to re-establish the link, which causes link outage and 49 affects the QoS of the communication, as shown in Fig. 1. 50

Therefore, if the wireless devices can sense the dynamic 51 changes in the environment through sensors, such as depth 52 cameras/LiDARs, the impact on signal propagation can be 53 efficiently simulated by the virtualized digital twin, as shown 54 in Fig. 2, in order to derive the optimal beamforming config-55 urations for current situation. 56

In the field of wireless communication, ray-tracing technol-57 ogy is widely used due to its low cost and high accuracy, 58 meeting the needs of the virtualized digital twin in wireless 59 devices. In [2], authors experimentally confirmed that ray-60 tracing simulation results can well match real measurements. 61 In their experiment, 87% of the received signal strengths 62 were predicted with an error of less than 3 dB, and all 63 the simulations had an error of less than 5 dB. In addition, [3] and [4] also made a similar conclusion, that is, the 65 simulation of wireless communication scenarios by ray tracing 66 can accurately extract critical parameters (e.g., received signal 67 strength, path loss, power delay profile, etc.) that matches real 68 measurements, which demonstrates practicality of ray tracing 69 to help in design aspect of wireless communication. 70

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 2. Digital twin of ray tracing in wireless device (here is the wireless router): Objects in the scene are organized into dynamic and static, and are annotated in red and green, respectively. The motion of dynamic objects is fully explored in the digital twin and the resulting consequences are simulated by ray tracing, which guides the wireless device to sufficiently master the possible situations in the dynamic scene and to perform correctly in communication settings, such as antenna array and beamforming configurations.

In this article, the real-time performance of the ray-tracing 71 72 routine impacts greatly on the immediacy of the digital twin, 73 i.e., the ray-tracing calculations should be done in milliseconds 74 to ensure that the simulation results are correctly and timely ⁷⁵ assisted for the actual beamformer configuration. Reference [5] 76 used point cloud data (PCD) as a static simulation scenario 77 and utilized NVIDIA frameworks for acceleration. Although 78 the computation rate was improved by 49.8 times compared ⁷⁹ with that without GPU acceleration, it is still inapplicable to ⁸⁰ the embedded real-time systems as targeted by this article due the long ray-tracing execution time (487 s). Reference [6] 81 to 82 also accelerated ray tracing via GPUs, which, although 16 83 times faster than using CPUs for computation, still did not ⁸⁴ meet the millisecond simulation requirements targeted by our ⁸⁵ article (ray tracing finished in 8756ms in [6]). Furthermore, ⁸⁶ the experimental results in [7] also showed that rationally 87 optimizing the ray-tracing algorithm and parallelizing it using ⁸⁸ GPUs can effectively accelerate the simulation, resulting in the 89 computational time consumed for ray tracing being reduced 90 to within a few seconds, which, however, clearly falls short ⁹¹ of the millisecond level of elapsed time in ray tracing that we 92 expect.

For widely used shooting-and-bouncing-rays (SBRs) algo-93 ⁹⁴ rithm in ray tracing, it is necessary to traverse all reflection 95 planes to derive the correct ray-plane intersection points ⁹⁶ given by the incident vectors, which is recursively computed 97 until the rays approach the RX to obtain the final set of 98 paths. Calculating the intersection of rays and scatters in ⁹⁹ SBR algorithm occupies more than 90% of the computation 100 time [8], so if the scatters which are likely to intersect with the 101 rays at a certain direction are known in advance, it will speed ¹⁰² up the computation significantly. For indicating interplane ¹⁰³ visibility relationships, Liu and Guo [9] and Hu et al. [10] 104 proposed a new data structure called Virtual Source Tree, ¹⁰⁵ in which the possible paths can be obtained through routing 106 from transmitter (TX) to receiver (RX). While a ray-tracing 107 simulation of an outdoor street grid scene can be done in 2 s if the potential reflection paths obtained by routing in the 108 VST in advance, again, the experimental results of this article 109 clearly did not meet the millisecond timing requirements we 110 propose. 111

Compared with ray tracing in static environments, dynamic 112 scenes lead to more complex ray tracing due to the 113 dynamic changing of positions and attitudes of the reflec- 114 tion planes involved in signal reflection. Hussain and 115 Brennan [11], [12], [13] derived the rules for updating the 116 interplane visualization relations for linear motion in accor- 117 dance with the principles of geometrical optics (GOs) with 118 the assistance of the proposed intravisibility matrix, which 119 greatly improves the ray-tracing efficiency in processing 120 scenes with dynamic motion, resulting in an acceleration of 121 ray tracing for typical urban scenes for V2X application, 122 reducing the processing time to few seconds (indicator τ_{it} in 123 the papers). However, compared to the V2X scenarios where 124 vehicles follow fixed paths, indoor scenarios with random 125 object movements (e.g., movement of people, opening and 126 closing of doors, placement of furniture and objects, etc., 127 all affecting the final signal propagation and being simulated 128 by ray tracing) require more complex geometrical processing 129 in order to determine the interplanar visualization relations, 130 which should be implemented in an efficient way for the ray- 131 tracing simulation on the digital twin for real-time processing. 132

From the above discussion of the existing work, it can 133 be concluded that although the ray-tracing algorithms are 134 optimized by improving the data structure and accelerating 135 the ray-tracing routines in parallelization with the support 136 of GPUs, the various ray-tracing methods proposed in the 137 existing work still fail to satisfy the timing requirements (in 138 our article is milliseconds) and computational speeds of real- 139 time ray tracing for the applications that we expect to be 140 applied in the virtualized digital twins in wireless devices. On 141 the one hand, this is due to the angular sweeping mechanism 142 in the implemented SBR algorithm, i.e., the SBR algorithm 143 meaninglessly consumes the vast majority of the runtime for 144 the exclusion of noncritical paths: for example, sweeping the 145 space with one-degree angular interval at TX yields 180×146 $360 = 64\,800$ rays. However, the final result leaves only one 147 ray (ideally) as the critical path, which has the lowest path- 148 loss/propagation delay and thus contributes the most to the 149 signal propagation and channel states; the vast majority of the 150 remaining rays are regarded as noncritical paths, which are 151 discarded in the final ray-tracing results, yet the computation 152 of which takes up the vast majority of the runtime. On the other 153 hand, GPU acceleration uses batch processing to parallelize 154 the same operations, which is not suitable for forward-serial 155 ray-tracing computations: coordinates of the next intersection 156 point and the direction in the next round of iteration depend on 157 the forward calculation from the previous round of iterations. 158 And most of the reflections in the batch will not lead the ray 159 to the end point RX, which, however, cannot be eliminated 160 earlier in the forward computation. 161

Therefore, in order to improve the ray tracing applied on 162 embedded wireless devices for real-time simulation, this article 163 first proposes a novel algorithm for reflection path derivation, i.e., the iterative path convergence (IPC) algorithm. By 165 166 decomposing the overall derivation of one potential reflection 167 path into mutually independent subproblems related to the 168 individual planes involved in reflection, the computation of 169 the reflection path is parallelized and globally accelerated. 170 Meanwhile, since geometric operations, such as projection 171 of vectors, are involved in each subproblem routine, we 172 propose to instantiate the geometric operations involving each 173 plane in the IPC algorithm using independent processing 174 elements (PEs) in order to map the parallelization of the IPC 175 algorithm to physically parallel circuits on FPGA. The main 176 contributions are as follows.

 An IPC algorithm for computing signal reflection paths is proposed, which is designed for parallel processing of the ray paths and easy to implement in hardware;

2) An high-level synthesis (HLS) workflow is proposed:
geometric data of the scene is compiled to obtain weak
visibility relationship networks (WVRN) and used to
infer potential reflection paths; the IPC algorithm is then
achieved on FPGA to accelerate ray-tracing speed to
meet the timing requirement of milliseconds for realtime embedded applications;

The idea of embedding real-time ray-tracing platform 187 3) in wireless devices is not to reconstruct the signal 188 propagation (e.g., reconstruct radiation pattern) in a tar-189 get scene together with high-precision physical models 190 (e.g., frequency bands, path-loss models, reflective plane 191 materials and reflection coefficients, etc.), but rather to 192 assist in beamforming for faster and more effective beam 193 management: by quickly calculating potential signal 194 reflection paths, the ray directions can be graded based 195 on path length, reflection order, and reflection angle, 196 thereby effectively assisting beamforming by filtering 197 out the beam steering angle that has the greatest impact 198 on signal propagation. 199

To the best of our knowledge, the HLS workflow 4) 200 proposed in this article is not covered by any existing 201 work, which opens the door on synthesizing embedded 202 hardware dedicated for robust and real-time wireless 203 communication, especially for real-time beam manage-204 ment; the objective of our proposed HLS workflow is 205 to provide a new solution targeting environment sensing 206 and processing in 6G wireless communications aided by 207 hardware-software co-design. 208

209 II. ITERATIVE PATH CONVERGENCE ALGORITHM

The most important aspect of ray tracing is the calculation 211 of the reflection paths of the signal between the reflection 212 planes. Based on the obtained reflection paths applied to signal 213 models one can derive information, such as path loss, phase 214 shift, time delay, etc., according to which the beamformer 215 (i.e., beam management unit) can adjust the weight matrix 216 of the antenna array to achieve beam steering. For an *N*th-217 order reflection path (*Path*₁) as shown in Fig. 3, there are 218 involved reflection planes { $\Omega_1, \Omega_2, ..., \Omega_N$ }, set of ray-plane 219 intersection points on each planes { $s_1, s_2, ..., s_N$ } $\subset S$ where 220 each point $s_n = [x_n, y_n, z_n]^T$, n = 1, 2, ..., N is represented 221 by the 3-D coordinates in vector form, and fixed terminals

Fig. 3. Signal propagation via reflection: *N*th-order reflection path (*Path*₁) with the involved reflection planes { $\Omega_1, \Omega_2, ..., \Omega_n$ }; another first- and second-order reflection paths *Path*₃ and *Path*₂ consist of { Φ_1 } and { Ψ_1, Ψ_2 } as reflection planes, respectively.

 $\{s_0, s_{N+1}\} \subset S$ which are, respectively, recognized as TX 222 and RX coordinates. Then the plane Ω_n should satisfy the 223 Householder transformation 224

$$H_n(s_{n-1} - s_n) = \alpha(s_{n+1} - s_n)$$
(1) 225

where H_n is the Householder matrix of plane Ω_n and α is 226 the ratio of the modulus of the incident vector $\overrightarrow{s_n s_{n-1}}$ to the 227 reflected vector $\overrightarrow{s_n s_{n+1}}$ 228

$$\alpha = \frac{||s_n - s_{n-1}||}{||s_{n+1} - s_n||}.$$
(2) 225

The reversed incident vector $\overrightarrow{s_n s_{n-1}}$ and the reflected vector $\xrightarrow{230}$ $\overrightarrow{s_n s_{n+1}}$ should, respectively, be related to the normal vector of $\xrightarrow{231}$ the plane e_n as follows: $\xrightarrow{232}$

$$|s_{n-1} - s_n|| = \frac{e_n^T (s_{n-1} - s_n)}{\cos \theta_i}$$
(3) 233

$$||s_{n+1} - s_n|| = \frac{e_n^T(s_{n+1} - s_n)}{\cos \theta_r}$$
(4) 234

in which $\cos \theta_i \equiv \cos \theta_r$ is fulfilled when the reflection at s_n 235 exists. Thus, the ratio α in the Householder equation could be 236 derived as 237

$$\alpha = \frac{||s_{n-1} - s_n||}{||s_{n+1} - s_n||} = \frac{e_n^T(s_{n-1} - s_n)}{e_n^T(s_{n+1} - s_n)} = \frac{m_n}{n_n}$$
(5) 238

where $m_n = e_n^T(s_{n-1} - s_n)$ and $n_n = e_n^T(s_{n+1} - s_n)$ represent ²³⁹ the distance from s_{n-1} and s_{n+1} to the reflection plane Ω_n , ²⁴⁰ respectively. ²⁴¹

Substituting (5) into (1), then the intersection point s_n could ²⁴² be described after rearranging as ²⁴³

$$s_n = (m_n I - n_n H_n)^{-1} (m_n s_{n+1} - n_n H_n s_{n-1})$$
(6) 244

245

where I represents a 3×3 identity matrix.

Thus, the predicted value of s_{n+1} can be derived from s_n ²⁴⁶ represented by s_{n+1}^p as ²⁴⁷

$${}_{n+1}^{p} = \frac{1}{m_{n}} \Big[n_{n} H_{n} s_{n-1} + (m_{n} I - n_{n} H_{n}) s_{n} \Big].$$
(7) 248

Meanwhile, the calculated value of s_{n+1} described as s_{n+1}^c 249 should satisfy 250

$$s_{n+1}^c = (m_{n+1}I - n_{n+1}H_{n+1})^{-1}(m_{n+1}s_{n+2} - n_{n+1}H_{n+1}s_n)$$
 (8) 251

273

283

 n_n

²⁵² which formulates a constrained optimization problem as

253
$$\min_{\forall s_i \in S, i=1,2,...,N} \sum_{n=1}^{N} ||s_{n+1}^p - s_{n+1}^c||$$
254 subject to $s_n \in \Omega_n, n = 1, 2, ..., N$ (9)

²⁵⁵ which implies that each intersection point should satisfy the 256 minimum difference between the predicted and computed 257 values at convergence of the path, where each point is 258 constrained to be within the boundary of the corresponding ²⁵⁹ plane. Although this constrained optimization problem can be 260 solved by transforming it into Karush-Kuhn-Tucker condi-²⁶¹ tions (KKT conditions) by applying the Lagrange multiplier ²⁶² method, the solution process is complex and not conducive to ²⁶³ FPGA applications. In order to solve the above constrained ²⁶⁴ optimization problem efficiently, we design an iterative method ²⁶⁵ in the proposed IPC algorithm, where the computation of the ²⁶⁶ overall path is decomposed into iterative computation for the ²⁶⁷ ray-plane intersection point s_n on each scattering plane Ω_n , and ²⁶⁸ the computation on each plane is independent to the others: 269 the overall solution can thus be transformed into separate subproblems that can be solved in parallel for easy hardware 270 implementation. 271

At each intersection point $s_n \in S$ satisfies 272

$$s_n = f(s_{n-1}, s_{n+1}; \Omega_n), n = 1, 2, \dots, N$$
 (10)

²⁷⁴ namely, the coordinates of the intersection point s_n on Ω_n 275 are computed from the leading and following points on the 276 reflection path (s_{n-1} and s_{n+1} , respectively), as shown in Fig. 3; t_{n-1} and t_{n+1} are the projection points of s_{n-1} and s_{n+1} 278 on the plane Ω_n , respectively; l_n is the distance between the 279 two projection points on the plane and k_n is the distance from 280 the projection point p_{n-1} to s_n , then the following relation is 281 obtained due to the Theorem of Similar Triangles:

$$\Delta s_{n-1}t_{n-1}s_n \sim \Delta s_{n+1}t_{n+1}s_n \Rightarrow \tag{11}$$

$$m_n \qquad k_n \qquad k_n \qquad m_n$$

$$h = \frac{k_n}{l_n - k_n} \Leftrightarrow \frac{k_n}{l_n} = \frac{m_n}{m_n + n_n}$$

284
$$s_n = t_{n-1} + k_n \frac{t_{n-1} - s_n}{||t_{n-1} - s_n||} = t_{n-1} + l_n \frac{m_n}{m_n + n_n} e_l$$
 (13)

with e_l indicates the direction of the vector $\overrightarrow{t_{n-1}t_{n+1}}$. Thus, the 286 coordinates of the ray-plane intersection point can be obtained 287 by the leading and following points on the path, which 288 leads to an intuitive solution for the mentioned constrained ²⁸⁹ optimization problem: through iterations the new coordinates 290 of intersection points s_1, s_2, \ldots, s_N in the reflection path P_N can be updated in parallel (or sequentially in software imple-291 292 mentations) until the displacement of the new coordinates with respect to the old ones is less than threshold ϵ_N , which depicts ²⁹⁴ computation convergence, as shown in Algorithm 1.

The IPC algorithm traverses all potential ray paths, where 295 296 each path consists of the index numbers of the planes involved ²⁹⁷ in the reflection sorted by the order of the reflection. On the reflection path P_i , i = 1, 2, ..., the first point s_0 and last point ²⁹⁹ s_{N+1} are fixed TX and RX coordinates, respectively, and the ³⁰⁰ remaining points s_i , i = 1, 2, ..., N correspond to ray-plane 301 intersections on each plane involved in the reflection. Iterations ³⁰² are performed after initializing each point. The stopping rule Algorithm 1: IPC Algorithm on One Nth Order Reflection Path

Input: Terminal points TX and RX, list of bounded reflection planes $\Omega = \{\Omega_1, \Omega_2, ...\}$, list of potential reflection paths $P = \{P_1, P_2, \ldots\}$, convergence threshold ϵ_N **Output**: List of confirmed ray paths in exact coordinates Q $s_0 \leftarrow TX$ 2 $s_{N+1} \leftarrow RX$ $3 \ Q \leftarrow \emptyset$ 4 while $P \neq \emptyset$ do $path \leftarrow \mathbf{pop}(P)$ 5 $\Delta \leftarrow \infty$ 6 Initialize intersection points s_i , i = 1, 2, ..., N7 while $\Delta > \epsilon_N$ do 8 for $1 < i < N \parallel$ do 9 10 $planeIndex \leftarrow path[i]$ 11 $\omega \leftarrow \Omega[planeIndex]$ $\begin{array}{l} s_{i}^{new} \leftarrow f_{IntersectionPoint}(s_{i-1}, s_{i+1}; \omega) \\ \Delta \leftarrow \Delta + ||s_{i}^{new} - s_{i}|| \\ s_{i} \leftarrow s_{i}^{new} \end{array}$ 12 13 14 $\Delta \leftarrow \frac{1}{N}\Delta$ 15 if $\forall i \in N, s_i \in \Omega[path[i]]$ then 16 17 $Q \leftarrow Q \cup \{s_0, s_1, ..., s_N, s_{N+1}\}$ 18 1

9	return	Ç
-	ICLUIN	y

(12)

fIntersectionPoint				
Input : Leading and following points s_{n-1} and				
s_{n+1} , respectively; target reflection plane Ω_n				
Output : Ray-object intersection point (s_n) on the given plane				
Ω_n				
1 $t_{n-1} \leftarrow$ Projection of s_{n-1} on Ω_n				
2 $t_{n+1} \leftarrow$ Projection of s_{n+1} on Ω_n				
$3 m_n \leftarrow s_{n-1} - t_{n-1} $				
4 $n_n \leftarrow s_{n+1} - t_{n+1} $				
$s l_n \leftarrow t_{n+1} - t_{n-1} $				
$6 \ e_l \leftarrow \frac{t_{n+1}-t_{n-1}}{l_n}$				
$7 s_n \leftarrow t_{n-1} + l_n \frac{m_n}{m_n + n_n} e_l$				
8 return s _n				

Algorithm 2: Compute Ray-Plane Intersection Point

ensures that the error of the coordinates calculated for each 303 intersection points finally converges to ϵ_N . Calculating and 304 updating the new coordinates of the intersection points on 305 each reflection plane is implemented in parallel, without any 306 demand on the order of reflections. The function $f_{\text{IntersectionPoint}}$ ³⁰⁷ calculates new coordinates of the intersection points on the 308 given reflection plane by the leading and following points, 309 as shown in Algorithm 2 and (10)–(13). The error between 310 the newly computed coordinates and the old coordinates 311 for each point is accumulated and averaged for fitting the 312 iterative stopping rule indicated by ϵ_N . After the ray path 313 has converged, it is necessary to ensure that each intersection 314 point is within the boundary of the corresponding plane in 315 order to determine the validity of the given potential path. All 316 potential paths given by the list P are checked for validity 317 and further recorded by the list Q only for confirmed paths, 318 which is returned for subsequent processing. As an example to 319 demonstrate the convergence of iterative paths, a third-order 320



Fig. 4. Example for IPC algorithm: With fixed TX and RX the reflection paths will gradually converged: clearly the intersection converges as the iterations proceed. (a) Reflection path derivation using IPC. (b) Convergence in computing intersection points.

321 reflection path is shown in Fig. 4. The purpose of the IPC 322 is to derive the coordinates of the ray-plane intersections in 323 each of the planes based on an ordered sequence of reflection ₃₂₄ planes (here is TX $\rightarrow \{\Omega_1 \rightarrow \Omega_2 \rightarrow \Omega_3\} \rightarrow RX$) in the ³²⁵ space connecting the TX and RX. After each intersection has 326 been initialized, a round of path iteration is launched: the ³²⁷ intersection point s_1^0 on the plane Ω_1 is updated to a new value ³²⁸ s_1^1 based on the current coordinates of TX and s_2^0 , while at the same time s_2^0 is computed to an updated value s_2^1 based on s_1^0 same time s_2^0 is updated to a new value s_3^1 based on s_2^0 and 331 RX. The average displacement of each intersection point in 332 this path does not satisfy the iteration convergence threshold $\epsilon_N = 0.1$ at this point, and thus the next round of iteration is ³³⁴ launched. The exact reflection path and its nodes coordinates ³³⁵ are obtained after five rounds of iterations, as shown in Fig. 4. The IPC algorithm discussed above allows the forward serial 336 ³³⁷ path derivation procedure to be fragmented by disassembling 338 one given potential reflection path into independent geometri- $_{339}$ cal calculation $f_{\text{IntersectionPoint}}$ for each planes involved in the 340 reflection, which allows the derivation of the path to break ³⁴¹ through the limitation of the order of the ray-plane intersection 342 points, and thus allows the path to be computed in parallel ³⁴³ until the convergence is achieved.

344 III. VALIDATION AND PERFORMANCE OF IPC ALGORITHM

In order to validate the proposed IPC algorithm, this section uses software to compare and analyze the performance of the proposed IPC algorithm and the widely used SBR state algorithm in ray tracing in terms of computational accuracy and speed, respectively. In order to simplify the validation process, this section uses 2-D closed contours regarded as

TABLE I CONFIGURATIONS OF GENERATED SHAPES



Fig. 5. L-shaped room with dynamic slide walls captured in four time steps: Dynamic sidewalls E_{23} and E_{34} are affected by the dynamic vertex V_3 , which expands a new area (marked with a red shaded region) for signal propagation at each time step; newly established signal propagation link at each time step is denoted by red dotted lines. (a) Time step 0: Original signal propagation pattern. (b) Time step 1: Environment changing leads to a new first-order reflection path in ray tracing. (c) Time step 2: Environment changing leads to a new second-order reflection path in ray tracing.

the top views of indoor scenarios as the simulation environ- 351 ments for the validation of path derivation; meanwhile, in 352 order to ensure that the validation results are generalizable, 353 100 sets of randomly generated closed contours of different 354 shapes are tested which makes to cover the L-, T-, U- and 355 convex-polygon-shaped rooms in a (numerically) 10 \times 10 356 square-shaped environment, which is used to imitate the 357 common room shapes in real-world. The configurations is 358 shown in Table I.

In addition, one vertex in the closed contour is freely $_{360}$ selected so as to make it move according to a certain trajectory $_{361}$ in time steps, which is equivalent to the attitude change of $_{362}$ the two edges adjacent to this vertex and is used to imitate $_{363}$ the dynamics of the environment, as shown in Fig. 5. The $_{364}$ transmitter TX and receiver RX are randomly placed within $_{365}$ the generated 2-D closed contour and the reflection paths $_{366}$ are computed, respectively, using the proposed IPC algorithm $_{367}$ and SBR algorithm, which are realized in software using $_{368}$ Python. The performance of the respective algorithms will be $_{369}$ compared in terms of accuracy and speed of path derivation $_{370}$ (only the case of 3^{rd} -order or lower reflections are considered $_{371}$ due to the high-reflection loss for RF signals in GHz-band) as $_{372}$

TABLE II SOFTWARE SETTINGS FOR VALIDATIONS



Fig. 6. Computational errors in ray paths derivation: Angular errors on TX and RX sides are depicted, respectively, to (a) dynamics of environment and (b) complexity of environment. Accuracy of ray tracing via IPC algorithm is compared with the results obtained by SBR algorithm with one-degree sweeping interval.

³⁷³ indicated by the time step (i.e., dynamics of the scene) and ³⁷⁴ the number of edges of the closed contour (i.e., complexity ³⁷⁵ of the scene), respectively. The software settings are shown in ³⁷⁶ Table II.

377 A. Accuracy in Path Derivation

The accuracy of the reflection path computation is expressed in terms of the angular error between the direction of the computed by the respective algorithms at TX and the theoretical ray direction computed using GOs, in order to avoid the ambiguity associated with using actual units (e.g., meters) to describe the coordinates of ray-plane intersections and the corresponding displacement errors.

As can be seen in Fig. 6(a), the angular error obtained using the SBR algorithm with one-degree sweeping interval is about lo degrees, whereas the result obtained by convergence in magnitude in terms of accuracy, which fully demonstrates of magnitude in terms of accuracy, which fully demonstrates the advantages of the proposed IPC algorithm. Besides, the simulation accuracy of the IPC algorithm does not vary widely with the dynamics and complexity of the environment, which is robuster compared to the SBR algorithm that has an angular error ranges from 3 degrees to 30 degrees, as shown in Fig. 6(b).

396 B. Ray-Tracing Simulation Speed

For the convergence speed of the computation, the advantages of the proposed IPC algorithm can be clearly demonstrated in Fig. 7(a) and (b): by obtaining the potential end reflection paths in advance, the IPC algorithm can improve the ray-tracing speed by more than two orders of magnitude compared to the SBR algorithm; although the IPC algorithm so accelerated in parallel (due to software implementation using Python), it still achieves milliseconds of elapsed time that as the environment becomes more complex (more edges)



Fig. 7. Elapsed time in ray paths computation: The software-implemented IPC algorithm achieves a speedup of about 200 times compared to the SBR algorithm for ray tracing within 2-D closed contours. (a) Ray-tracing elapsed time to the dynamics of environment. (b) Ray-tracing elapsed time to the complexity of environment.

the ray tracing's elapsed time slowly increases. When the 407 number of edges is low, the L- and convex-polygon-shaped 408 rooms dominate. When the number of edges grows to seven 409 there is a significant speedup of the ray tracing due to the 410 fact that it is at the boundary between the number of edges 411 of the L-shaped and the T/U-shaped, so that convex-polygonshaped rooms dominate, which in turn makes the computation 413 of reflection paths easier; as the number of edges continues 414 to grow, the T/U-shaped rooms gradually dominate, which 415 makes the ray-tracing environment complex and thus leads to 416 a further increase in the elapsed time.

From the above analysis and comparison of the performance 418 of the IPC algorithm and the SBR algorithm for ray tracing in 419 2-D scenes, it can be concluded that the proposed IPC algo-420 rithm compresses the ray-tracing elapsed time in milliseconds 421 while maintaining high-computational accuracy, which shows 422 the expectation and feasibility of further accelerating the IPC 423 algorithm using FPGAs. 424

IV. HARDWARE ARCHITECTURE OF RAY-TRACING 425 PLATFORM ON FPGAS 426

The IPC algorithm proposed in this article can greatly 427 accelerate the ray path convergence process with the help 428 of computational parallelization. If the IPC algorithm is 429 implemented using an FPGA, the parallel subroutines in 430 the algorithm can be mapped to the intrinsic parallelism 431 of the logic circuits, giving full play to the advantages of 432 FPGAs: compared to the batch-based parallel acceleration of 433 GPUs, FPGAs are more flexible solutions due to the high 434 degree of freedom in functional implementation and efficient 435 tradeoffs between resource utilization and timing constraints. 436 For example, when the timing constraints of a ray-tracing 437 platform for virtual digital twins of wireless devices are 438 violated, i.e., the ray tracing does not converge fast enough to 439 meet the design requirements, the ray tracing can be physically 440 accelerated by adding logic function modules to share the 441 computational efforts. This approach is not available to GPUs, 442 which demonstrates the unique freedom of implementation 443 provided by FPGAs. 444

The hardware architecture adapted to the IPC algorithm ⁴⁴⁵ implemented on FPGA proposed in this article is shown ⁴⁴⁶ in Fig. 8. The ray-tracing platform implemented in FPGA ⁴⁴⁷ consists of three main modules: 1) the PE matrix; 2) the ⁴⁴⁸ PE scheduler; and 3) the coordinates updater-buffer. In this ⁴⁴⁹



Fig. 8. Module architecture of the real-time ray-tracing platform on FPGA.



450 case, the PE matrix consists of various different mutually 451 independent PEs related to the individual planes participating 452 in the reflection in the target environment. The function of 453 each PE corresponds to fintersectionPoint in the IPC algorithm, as shown in Algorithm 2, and is used to compute the coordinates 454 455 of the ray-plane intersections in a given reflection plane from the leading and following points. As a result of the geometric 456 ⁴⁵⁷ preprocessing, the reflection planes in the scene are extracted with critical information, such as plane equations, normal 458 vectors, and boundary points, which can be considered as 459 460 constants during the ray-tracing process, thereby reducing the 461 size of the circuit. Thus, geometric operations in PE, such 462 as calculating vector projections, can be physically realized 463 by combinational blocks or small-scale sequential blocks: ⁴⁶⁴ multiplication operations for constants can be realized using 465 the shift-add principle, while division/proportion operations 466 can be realized using halving-comparison in order to balance 467 the size of circuits and the speed of computation, as shown ⁴⁶⁸ in Algorithm 3. In Algorithm 3 the denominator $m_n + n_n$ is 469 fitted to the numerator m_n by halving successively in iterations, 470 and by mapping the same action to the coefficients l_n the 471 displacement of the intersection point with respect to the 472 projection point of the preceding point on the plane is obtained 473 as $l_n(m_n/[m_n + n_n])$, and then the actual coordinates of the

intersection point can be computed according to (13). As only 474 addition, subtraction and shift operations are involved, it can 475 be easily converted into sequential logic circuit implemented 476 in each PE. 477

According to the previously mentioned, if all potential 478 reflection paths obtained based on geometrical preprocessing 479 of the target scene can be rationally used for scheduling the 480 PE matrix, the ray-tracing simulation can be accomplished in 481 the shortest possible elapsed time. Hence, the PE scheduler 482 uses a finite state machine or ROM to save the derived 483 scheduling sequence by which the PE matrix is scheduled 484 and manipulated. The coordinates updater-buffer buffers the 485 newly calculated intermediate coordinates in each round of 486 path iteration so that it can be used in the next round of 487 the IPC iteration. As mentioned earlier, the purpose of our 488 proposed embedded real-time ray tracing is to quickly and 489 accurately compute the reflection paths that contribute the 490 most to signal propagation, which will guide the beamformer 491 for efficient beam management. Therefore, instead of deriving 492 all possible reflection paths completely, we selectively buffer 493 the intermediate values in path iterations according to the 494 following principles. 495

- 1) *Priority of Reflection Order:* First order reflections are 496 prioritized over second order, and so forth. 497
- 2) *Priority of Path Lengths:* Only one intersection per 498 reflection plane is buffered, which indicates the best 499 reflection path through this plane. 500

Based on the above principles, an upper limit of FIFOs can ⁵⁰¹ be set in the HLS workflow, i.e., only storing coordinates ⁵⁰² up to the number of reflection planes, which can greatly ⁵⁰³ reduce the amount of memory/registers and make the final ⁵⁰⁴ on-chip resource utilization greatly reduced. For example, for ⁵⁰⁵ a target environment with nine reflection planes as shown ⁵⁰⁶ in Fig. 5, the reflection needs to be buffered up to 1665 ⁵⁰⁷ coordinates (9 first-order, 72 second-order, and 504 third-order ⁵⁰⁸ reflection paths involved is selected for each reflection plane then only 9 coordinates should be buffered, which is equivalent ⁵¹¹ to releasing 99.46% of the FIFO capacity and makes the onchip performance better. ⁵¹³

The ray-tracing platform implemented on FPGA based on 514 the IPC algorithm can be obtained by instantiating the PE 515 matrix, PE scheduler and coordinates updater-buffer, which 516 pursues a further parallelization and acceleration for the 517 reflection path derivation. As stated earlier, FPGA-based real- 518 time ray tracing is deployed to provide the beam management 519 with a fast response to dynamic environmental changes more 520 than providing a complete and accurate simulation of signal 521 propagation, with the runtime workflow shown in Fig. 9. 522 When sensors (e.g., depth camera/LIDAR) detect a change 523 in the environment, the ray-tracing wrapper in the embedded 524 wireless device activates the real-time FPGA-based ray-tracing 525 platform to launch rav-tracing simulations for the instanta- 526 neous scene, and the results are used to assist further in beam 527 management for robust beam- forming and tracing. Applying 528 the proposed IPC algorithm and parallelizing the mapping of 529 the algorithm using FPGAs makes it possible to reduce the 530 ray-tracing time to milliseconds (e.g., about 1 ms as shown 531



Fig. 9. Runtime workflow of embedded wireless device with FPGA-based real-time ray-tracing platform.



Fig. 10. Overview of the proposed HLS workflow for real-time ray tracing.

in Section VI), which allows the beamformer to achieve an
 instantaneous response to the environmental changes, thereby
 effectively improving the robustness of the beam management.

535 V. HIGH-LEVEL SYNTHESIS WORKFLOW

Aiming to automate the process from the acquired 3-537 D PCD of the target scene to the final RTL modules, 538 so that the resulting FPGA implementation has high effi-539 ciency and flexibility, this article designs a novel HLS 540 workflow for the hardware architecture of the proposed ray-541 tracing platform on FPGAs. The overall workflow is shown 542 in Fig. 10.

After geometric preprocessing of the captured 3-D PCD 543 544 successfully extracted critical information (e.g., plane equa-545 tions, normal vectors, and boundaries, etc.) for the main planes 546 that may be involved in signal propagation, the HLS workflow 547 begins. The first step is to derive all potential reflection paths at 548 each time step in the given dynamic scene: by using the Simple Funnel algorithm [15], [16], [17] on the cross section of the 549 3-D target scene in the direction perpendicular to the ground 550 551 extract the interplane weak visibility relations, a WVRN 552 can be generated, as shown in Fig. 11. In the WVRN, if two 553 nodes are linked by an edge, which indicates that the planes 554 corresponding to these two nodes are weakly visible, i.e., each 555 of the two planes has at least one pair of points that are directly ⁵⁵⁶ visible (Line of sight, LOS), then it is possible that there is 557 a reflection path between these two planes denoted by the ⁵⁵⁸ nodes. All potential reflection paths are derived separately by ⁵⁵⁹ time step by routing over the WVRN using A*-algorithm [18], 560 leading to the final scheduling sequence used for the control ⁵⁶¹ of PEs. The PE scheduling problem is similar to the open-⁵⁶² job shop scheduling problem (OSSP) [19] in that a definite ⁵⁶³ number of jobs (i.e., derived potential paths in WVRN) are ⁵⁶⁴ assigned time slots to a known number of machines (i.e., PEs) ⁵⁶⁵ for the sequences of operations (i.e., PEs in the iteration) [20] ⁵⁶⁶ with same computation time of each path calculation, which can be achieved by genetic algorithm (GA) [21] to perform 567 heuristic search for a balance between the complexity of the 568 algorithm and success rate of the PE scheduling, as shown in 569 Fig. 12 570

$$LF \stackrel{\text{def}}{=} \sum_{i=1}^{n} |T_{\text{latest}}(\text{Path}_i) - T_{\text{earliest}}(\text{Path}_i)|. \tag{14}$$

The objective of PE scheduling is to minimize the latency 572 factors (LFs) of different PEs in the same path while achieving 573 the shortest makespan, as defined in (14). That is, it is required 574 that each PE operation involved in iterating the same path 575 should be completed in the same time slot (or the nearest time 576 slots) to achieve the maximum parallelization of the distributed 577 PEs. Iteration can be accelerated by duplicating highly utilized 578 PEs, but at the cost of increased on-chip resource utilization, 579 which is not a critical factor for performance in our proposed 580 FPGA implementation (see Section VI). Hence, a three-pass 581 scheduling procedure is applied: 1) initializing the scheduling 582 sequence by GA-algorithm; 2) applying PE duplications to 583 expand the "room" for the parallelization of path computation; 584 and 3) by ASAP-scheduling the blank timeslots are scheduled 585 to achieve shorter makespan. 586

After compiling and routing the WVRN, the potential 587 reflection paths and the critical information about the reflection 588 planes corresponding to each path are obtained, which are 589 used to, respectively, generate the PE scheduler and PEs, as 590 discussed in the previous section. Finally, input and output 591 interfaces are added to the generated ray-tracing platform to 592 accommodate the embedded main system and system bus, thus 593 realizing the eventual ray-tracing platform in RTL modules 594 for further logic synthesis and subsequent processing for the 595 final FPGA configuration. The proposed HLS workflow allows 596 the target scene to be hardwarized on FPGAs in the form 597 of FPGA modules aiming at fast reflection path derivation 598 in milliseconds. As shown in Fig. 9, although the processing 599 of the target scene using the HLS workflow to generate a 600 scene-specific FPGA ray-tracing platform imposes a higher 601 overhead compared to the accelerator using software program 602 (e.g., GPU-accelerated ray tracing, etc.), the resulted FPGA- 603 based real-time ray-tracing platform has better performance at 604 runtime (see Section VI). Once the system is (re)configured, 605 high speed and high-accuracy real-time ray tracing can be 606 achieved at runtime, which is not affected by the overhead of 607 the (re)configuration process. 608

VI. PERFORMANCE OF GENERATED FPGA PLATFORM 609 FOR RAY TRACING 610

In this section the ray-tracing platform on FPGA via 611 the proposed HLS workflow for a given indoor scene is 612 validated, an experimental platform as shown in Fig. 13 is 613 constructed. The augmented ICL-NUIM dataset [22], [23] 614 as shown in Fig. 14 is used as the target scene for ray 615 tracing to compare the performances of different algorithms 616 (SBR and proposed IPC) and platforms (multicore CPU and 617 FPGA). The preprocessing program filters out the planes 616 with an area larger than a quarter of one square meter for 619 ray tracing, while the rest of the small-area planes will be 620



Fig. 11. Deriving dynamic weak visibility relationship networks (WVRN) from 3-D scene. (a) Original 3-D dynamic scene: Side walls Ω_1 , Ω_2 , Ω_3 and Ω_6 work as static scatters whereas Ω_4 and Ω_5 as dynamic scatters. (b) Dynamic scatters Ω_4 and Ω_5 move to new positions, which leads to environmental changes in next frame. (c) Corresponding dynamic WVRN, where the red edges indicate weak visibility relationships (WVR) that change with the environment while green edges represent static WVR.



Fig. 12. PE scheduling: Aims to maximize parallelization for PE matrix. Makespan can be effectively reduced by duplicating PEs that have a highutilization frequency: duplicated PE1* makes the calculation of Path3 executed without latency, which further guides Path12 to be scheduled earlier and reduces the total makespan in path iterations.



FPGA SoC pr & Logic Synt

Fig. 13. Hardware validation platform: the platform for real-time ray tracing is synthesized on PC and implemented on the target FPGA (Intel Cyclone IV E, EP4CE115F29C7). The Raspberry Pi is used as a post-processor for the rays extracted from the FPGA ray-tracing platform.



Fig. 14. Target scene of living room environment: (a) PCD of ICL-NUIM Dataset is used as static background environment where the introduced human body (in red) moves around to create a dynamic scene and (b) 25 extracted planes involved in signal reflection by the geometric preprocessing for further ray tracing.

621 considered purely as blockages, which do not participate 622 in the calculation of reflections. A moving human body is 623 introduced in the static living room scene, which results in



Fig. 15. Ray tracing in indoor scene with dynamic blockage (human body): The environment changes dynamically as the human body moves, while the TX (red point) and RX (blue point) are fixed in position to depict the influence of environmental change on signal propagation via ray tracing. (a) Time step 1. (b) Time step 5. (c) Time step 8. (d) Time step 9.

dynamic changes of the target environment. Four of the ten 624 time steps sampled from the scene are shown in Fig. 15, 625 which depict typical dynamic movement in position. As the 626 geometric information of the reflection planes is extracted, the 627 ray-tracing platform proposed in this article is implemented on 628 FPGA according to the mentioned workflow. In order to fully 629 demonstrate the performance of the IPC algorithm and the 630 corresponding FPGA acceleration, the optimization approach 631 for FIFO utilization mentioned in Section IV is not used in this 632 section, i.e., iterative computation of ALL possible reflection 633 paths on FPGAs using the IPC algorithm is performed in order 634 to demonstrate the upper bound of accuracy and the lower 635 bound of speed of the algorithm's implementation on FPGAs. 636 Besides, the SBR algorithm is transplanted into rational RTL 637 modules implemented on the same FPGA, the functional block 638 diagram of which is shown in Fig. 16. Both of the hardware 639 implementations are achieved by 32-bits word length in arith- 640 metic calculations. In order to make floating-point geometric 641 operations efficiently implementable on FPGAs, the coordinate 642 values in which the operations are performed in FPGAs are 643 all scaled up by a factor of one thousand, which corresponds 644 to a coordinate precision of millimeters. Meanwhile, the ray- 645 tracing simulation for the same scenario is accelerated on a PC 646 using multicore CPU (32-bits float point numbers in arithmetic 647



Fig. 16. SBR algorithm achieved on FPGA: The RTL module consists of an intersection points calculator, a direction vector generator, and a stopping condition detector. For the given initial point TX, the intersection calculator traverses all the planes in the scene, calculates the set of intersection points in the given direction, and selects the one with the shortest distance to be the starting point of the next segment of rays in the reflective path; the direction vector generator calculates the direction of the next segment of rays. and repeats the cycle until it reaches the stopping condition to complete the ray tracing in one sweeping direction. The ray tracing of the whole space is completed by traversing all the sweeping vector stored in the memory block. In order to avoid the use of IP cores provided by vendors, such as DSPs, which makes the comparison of on-chip resource utilization with the IPC implementation complicated, this section uses combinational logic to implement general-purpose multipliers and divisors, such as Wallace tree multipliers.

TABLE III UTILIZATION OF ON-CHIP RESOURCES FOR IPC AND SBR IMPLEMENTATIONS ON FPGA

Intel Cyclone IV E (EP4CE115F29C7) with 50MHz System Clock			
On-chip Resources	IPC (MinMax.Utiliz.)	SBR	
Total logic elements	4%-43%	12 %	
Total combinational functions	4%-41%	12 %	
Dedicated logic registers	2%-13%	<1 %	

648 calculations) with hardware and software parameters as shown 649 in Table II. By comparing the simulation results obtained by 650 different algorithms implemented on different platforms, the 651 performance of each implementation is demonstrated in terms 652 of simulation accuracy and speed.

653 A. Ray-Tracing Accuracy

By comparing the simulation results of the ray directions 654 on the TX and RX sides with the theoretical results, which 655 656 have been calculated by GOs, the accuracy of the ray tracing derived. In each time step the rays obtained by the 657 İS simulations (IPC and SBR, respectively) and the theoretical 658 results are calculated in vectors to obtain the angular errors, 659 which are then averaged to obtain the performance of ray-660 661 tracing accuracy as shown in Fig. 17. It is clear that the 662 use of the IPC algorithm can improve the accuracy of ray ⁶⁶³ tracing implemented on FPGAs by a factor of more than 100 664 compared to the implementation of the SBR algorithm. More 665 detailed comparisons are shown in Fig. 18. Demonstrating 666 the ray direction by azimuth and elevation for a given time 667 step on the TX and RX sides, the ray-tracing accuracy of 668 the IPC and SBR algorithms implemented on the FPGA can 669 be derived, respectively. It is clear that the IPC algorithm demonstrates advantages in terms of accuracy: the simulation 670 671 results obtained by the IPC algorithm are all very close to the 672 theoretical results, whereas the SBR algorithm spreads the rays 673 around the theoretical results in clusters. Furthermore, when 674 the ray directions are not gathered, the SBR algorithm tends



Fig. 17. Angular errors in direction of simulated rays on TX and RX sides: The FPGA-based IPC implementation has a significant advantage in terms of ray-tracing accuracy, as it can reduce the angular error with respect to the GO to less than 0.1 degrees.

to miss these independent directions, in which the signal can 675 still propagate via reflection. 676

B. Ray-Tracing Speed

As can be concluded from Fig. 19, accelerating the raytracing algorithm using an FPGA has a clear advantage in 679 simulation speed: 680

677

704

FPGA-based SBR implementation can increase the sim- 681 ulation speed by nearly 500 times relative to single-core 682 CPU implementations, reducing the simulation elapsed time to 683 around 200 ms. Nevertheless, the IPC algorithm is accelerated 684 by the FPGA to compress the ray-tracing elapsed time to 685 around 1 ms, which shows a much greater advantage in 686 simulation speed. Similarly, the acceleration ratios shown in 687 Fig. 20 also demonstrate the advantages of the IPC algo- 688 rithm implemented on FPGA, which achieves a speedup of 689 about 181 times compared to SBR algorithm implemented on 690 FPGA. Such a large class of speedups is partly due to the 691 proposed IPC algorithm: by decomposing the derivation of 692 each path into mutually independent subroutines consisting of 693 the respective planes in which the reflections are involved, it is 694 possible to change the path iteration from a sequential process 695 of derivation according to the order of reflection of each 696 intersection point to parallel implementations, which acceler- 697 ates the convergence of the paths; Besides the IPC algorithm is 698 further accelerated using FPGAs: the PE matrix can well map 699 the respective independent subroutines of the IPC algorithm, 700 which in combination with rational PE scheduling can achieve 701 timing optimization and thus further accelerate the ray-tracing 702 procedure. 703

C. Discussions and Conclusion

From the above comparisons, it can be concluded that ⁷⁰⁵ the implementation of the IPC algorithm on FPGA has a ⁷⁰⁶ great advantage over PC simulators in terms of accuracy ⁷⁰⁷ and speed of embedded real-time ray tracing for wireless ⁷⁰⁸ communications. Moreover, the decrease in ray-tracing speed ⁷⁰⁹ for more complex scenarios can be balanced by increasing the ⁷¹⁰ scales of the PE matrix, which gives the embedded system ⁷¹¹ design a higher degree of freedom to make tradeoffs. Besides, ⁷¹² refer to Table III resource utilization varies between 4%-43%, ⁷¹³ depending on the movement trajectory of dynamic objects. ⁷¹⁴ Forcing the logic synthesizer to generate PEs for all reflection ⁷¹⁵



Fig. 18. Direction of rays: Black crosses indicate the theoretical values calculated by GOs theory, the blue triangles represent the results calculated by the proposed FPGA-based IPC implementation while the red circles indicate the results simulated by SBR algorithm implemented on same FPGA board; light green circle indicates the ten-degree tolerance centered on the result of the GO calculation. Although a few isolated rays are missed due to the quantization error (i.e., the error caused by using integers instead of floats for arithmetic operations) of FPGAs, it is clear that the results obtained using the IPC algorithm are very close to the theoretical results, which are all located within the corresponding tolerances. However, the SBR algorithm suffers from more significant errors: due to the ray-sweeping mechanism of the SBR algorithm, the resulting ray-tracing results are presented as a set of clusters of rays in the neighborhood of the theoretical results, which require further processing to acquire the unique true result; due to the accumulation of errors in the SBR algorithm caused by the forward serial operation according to the reflection orders, a large number of independent rays are mistakenly discarded, which needs a finer sweeping interval for compensation. (a) Time step 1, TX side. (b) Time step 1, RX side. (c) Time step 5, RX side. (e) Time step 8, RX side. (g) Time step 9, RX side. (h) Time step 9, RX side.

⁷¹⁶ planes can lead to a final resource utilization of up to 43%, 717 demonstrating the worst-case condition, which is four times 718 that of SBR but still achieves a speedup of over a factor of ⁷¹⁹ hundreds for SBR, as shown in Fig. 20. Since the architecture 720 of the ray-tracing platform proposed in this article is designed 721 in register transfer level, the synthesized logic circuits can also be transplanted to the most advanced state-of-the-art 722 723 FPGA chips for implementation toward greater optimization 724 and better performance. Moreover, with the implementa-725 tion flexibility of FPGAs tradeoffs can be made between 726 ray-tracing accuracy, speed, and on-chip resource usage. As 727 shown in Fig. 18, these isolated scattered rays depict the 728 details of the signal propagation in the target scene compared 729 to the concentrated paths, and thus the ray-tracing accuracy

should be optimized in favor of the scattered-direction rays. ⁷³⁰ An early stopping strategy should therefore be adopted for ⁷³¹ freezing the paths that show concentrated trend in the first ⁷³² few rounds, which is used to provide available PEs for the ⁷³³ computation of the paths in the scattered directions. Similarly, ⁷³⁴ the reduction in simulation speed and increase in resource ⁷³⁵ utilization caused by the growing complexity of the target ⁷³⁶ scenario can still be counterbalanced by dynamically adjusting ⁷³⁷ the computational accuracy using early stopping strategy: ⁷³⁸ freezing the computation of paths that clearly tend to be ⁷³⁹ invalid (e.g., intersections are outside of the boundaries of the ⁷⁴⁰ planes) saves PE-occupancy to be provided for rational path ⁷⁴¹ derivations, thus accelerating path convergence without loss of ⁷⁴² robustness.



Fig. 19. Run time of ray-tracing simulation on different platforms: Generally speaking, the IPC algorithm is faster than the SBR algorithm implemented on the same platform. Accelerating the IPC algorithm using an FPGA can significantly speed up ray-tracing computation, resulting in simulation convergence time reduced to approximately 1 ms for each time step.



Fig. 20. Acceleration ratios of the proposed FPGA-based ray-tracing platform via IPC algorithm.

VII. CONCLUSION

In this article, the IPC algorithm for improving ray-745 746 tracing accuracy and facilitating parallelization on FPGA for acceleration is first proposed. The HLS workflow proposed 747 748 in this article then obtains RTL-level modules that can be 749 implemented on FPGAs by processing the geometric data of given dynamic scene: compiling weak visibility relationship 750 a 751 networks (WVRN) for each time step of the scene and routing 752 in WVRN to obtain potential reflection paths; generating 753 the IPC-based PEs and the corresponding control modules 754 to achieve real-time ray-tracing platform on FPGAs. With 755 the help of the IPC algorithm proposed in this article, the 756 FPGA-implemented ray-tracing platform is validated to greatly ⁷⁵⁷ parallelize the process of deriving the reflection paths, improve 758 the ray-tracing speed while increasing the computational 759 accuracy, and realize an assistance platform for environmental 760 awareness of wireless communications demanding to complete the ray tracing in milliseconds. Although the ray-tracing 761 762 accuracy and speed have been improved by FPGAs, there 763 are still shortcomings, such as the geometric processing 764 in the workflow, is very time-consuming and the resource 765 utilization of RTL modules should further be optimized, 766 etc., which will continue to be improved in subsequent 767 work.

REFERENCES

 W. Jiang, B. Han, M. A. Habibi, and H. D. Schotten, "The road towards 769 6G: A comprehensive survey," *IEEE Open J. Commun. Soc.*, vol. 2, 770 pp. 334–366, 2021.

768

- [2] A. Ichkov, P. Mähönen, and L. Simić, "Is ray-tracing viable for 772 millimeter-wave networking studies?" in *Proc. IEEE 31st Annu. Int.* 773 Symp. Pers., Indoor Mobile Radio Commun., 2020, pp. 1–7. 774
- [3] A. W. Mbugua, Y. Chen, L. Raschkowski, L. Thiele, S. Jaeckel, and 775
 W. Fan, "Review on ray tracing channel simulation accuracy in sub-6 GHz outdoor deployment scenarios," *IEEE Open J. Antennas Propag.*, 777
 vol. 2, pp. 22–37, 2021. 778
- M. U. Sheikh, R. Jäntti, and J. Hämäläinen, "Performance comparison of 779 ray tracing and 3GPP street canyon model in microcellular environment," 780 in Proc. 27th Int. Conf. Telecommun. (ICT), 2020, pp. 1–5. 781
- [5] M. Pang, H. Wang, K. Lin, and H. Lin, "A GPU-based radio wave 782 propagation prediction with progressive processing on point cloud," 783 *IEEE Antennas Wireless Propag. Lett.*, vol. 20, pp. 1078–1082, 2021. 784
 [6] D. Shi, X. Tang, and C. Wang, "The acceleration of the shooting and 785
- [6] D. Shi, X. Tang, and C. Wang, "The acceleration of the shooting and 785 bouncing ray tracing method on GPUs," in *Proc. 31st Gener. Assem. 786 Sci. Symp. Int. Union Radio Sci. (URSI GASS)*, 2017, pp. 1–3.
- [7] S. Kasdorf, B. Troksa, C. Key, J. Harmon, S. Pasricha, and 788 B. M. Notaroš, "Parallel GPU optimization of the shooting and bouncing ray tracing methodology for propagation modeling," *IEEE Trans.* 790 *Antennas Propag.*, vol. 72, no. 1, pp. 174–182, Jan. 2024. 791
- [8] Z. Yun and M. F. Iskander, "Ray tracing for radio propagation modeling: 792 Principles and applications," *IEEE Access*, vol. 3, pp. 1089–1100, 2015. 793
- [9] Z.-Y. Liu and L.-X. Guo, "A quasi three-dimensional ray tracing method 794 based on the virtual source tree in urban microcellular environments," 795 *Prog. Electromagn. Res.*, vol. 118, pp. 397–414, 2011.
- S. Hu, L.-X. Guo, and Z.-Y. Liu, "A fast ray-tracing algorithm for rugged 797 terrain," in Proc. Cross Strait Quad-Reg. Radio Sci. Wireless Technol. 798 Conf. (CSQRWC), 2019, pp. 1–3. 799
- S. Hussain and C. Brennan, "An intra-visibility matrix based environment pre-processing for efficient ray tracing," in *Proc. 11th Eur. Conf.* 801 *Antennas Propag. (EUCAP)*, 2017, pp. 3520–3523.
- S. Hussain and C. Brennan, "Efficient preprocessed ray tracing for 5G mobile transmitter scenarios in urban microcellular environments," *IEEE Trans. Antennas Propag.*, vol. 67, no. 5, pp. 3323–3333, May 2019.
- [13] S. Hussain and C. Brennan, "A dynamic visibility algorithm for ray tracing in outdoor environments with moving transmitters and scatterers," 807 in *Proc. 14th Eur. Conf. Antennas Propag. (EuCAP)*, 2020, pp. 1–5. 808
- [14] Q.-Y. Zhou, J. Park, and V. Koltun, "Open3-D: A modern library for 809 3-D data processing," 2018, arXiv:1801.09847.
- [15] S. Ghosh, Visibility Algorithms in the Plane. Cambridge, U.K.: 811 Cambridge Univ. Press, 2007.
- [16] L. Guibas, J. Hershberger, D. Leven, M. Sharir, and R. Tarjan, "Linear 813 time algorithms for visibility and shortest path problems inside simple 814 polygons," in *Proc. 2nd Annu. Symp. Comput. Geomet.*, 1986, pp. 1–13. 815
- [17] D.-T. Lee and F. P. Preparata, "Euclidean shortest paths in the presence of rectilinear barriers," *Networks*, vol. 14, no. 3, pp. 393–410, 1984.
- M. R. Wayahdi, S. H. N. Ginting, and D. Syahputra, "Greedy, a-star, 818 and Dijkstra's algorithms in finding shortest path," *Int. J. Adv. Data* 819 *Inf. Syst.*, vol. 2, no. 1, pp. 45–52, Feb. 2021. [Online]. Available: 820 http://ijadis.org/index.php/ijadis/article/view/greedy-a-star-and-dijkstras-821 algorithms-in-finding-shortest-path 822
- [19] P. Brucker, Scheduling Algorithms. Berlin-Heidelberg, Germany: 823 Springer, 2013.
 824
- [20] E. Anand and R. Panneerselvam, "Literature review of open shop scheduling problems," *Intell. Inf. Manage.*, vol. 7, no. 1, p. 33, 2015. 826
- [21] G. Campos Ciro, F. Dugardin, F. Yalaoui, and R. Kelly, "Open shop scheduling problem with a multi-skills resource constraint: A genetic algorithm and an ant colony optimisation approach," *Int. J. Prod. Res.*, 829 vol. 54, no. 16, pp. 4854–4881, 2016.
- S. Choi, Q.-Y. Zhou, and V. Koltun, "Robust reconstruction of indoor 831 scenes," in *Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR)*, 832 2015, pp. 5556–5565.
- [23] A. Handa, T. Whelan, J. McDonald, and A. Davison, "A benchmark for RGB-D visual Odometry, 3-D reconstruction and SLAM," 835 in *Proc. IEEE Int. Conf. Robot. Autom.*, Hong Kong, China, 2014, 836 pp. 1524–1531.

744