

HLS-Based Approach for Embedded Real-Time Ray Tracing in Wireless Communications

Jintong An¹ and Selma Saidi¹

Abstract—With the development of wireless communication technology, complex and dynamic scenarios pose great challenges to the Quality of Service (QoS) of wireless communication, especially in indoor scenarios. The quality of beam management can be greatly improved if signal ray-tracing module is embedded in wireless devices to handle synthetic multipath transmissions in real time. In this article, a novel reflection path derivation algorithm for ray tracing of signal beams is proposed, which builds the core mechanism of the proposed FPGA accelerator for ray tracing: by decomposing the computation of the entire ray path into mutually independent subproblems associated with the respective planes involved in the reflection and implemented by independent processing element on FPGAs, the parallelization of the entire ray tracing is realized, which significantly improves the convergence speed of the ray tracing; meanwhile, a new high-level synthesis workflow corresponds to the proposed algorithm and hardware architecture is proposed, which opens the door on synthesizing embedded hardware dedicated for robust and real-time wireless communication. After validation, the method proposed in this article can generate FPGA accelerator for real-time ray-tracing effectively, which achieves ray-tracing simulation in milliseconds.

Index Terms—Beamforming, FPGA, high-level synthesis (HLS), real-time ray tracing.

I. ENVIRONMENTAL AWARENESS IN WIRELESS COMMUNICATION AND RAY TRACING

WITH the booming development of communication technologies, the resulting increase in frequency and bandwidth poses challenges to the robustness of the Quality of Service (QoS). For example, in indoor scenarios, due to the complexity of the environment (e.g., placement of furniture, movement of people, etc.), the multipath transmission effect caused by multiple reflections of signals on reflection planes has a significant impact on beam tracking and link maintenance [1]. This effect is especially true for beamforming techniques of antenna arrays: by focusing the signal power in a specific direction through beamforming to compensate for

Manuscript received 11 August 2024; accepted 12 August 2024. This work was supported by the German Federal Ministry of Education and Research (BMBF) in the course of the 6GEM Research Hub under Grant 16KISK038. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (Corresponding author: Jintong An.)

Jintong An is with the Chair of Embedded Systems, TU Dortmund University, 44227 Dortmund, Germany (e-mail: jintong.an@tu-dortmund.de).

Selma Saidi is with the Institute of Computer and Network Engineering, TU Braunschweig, 38106 Braunschweig, Germany (e-mail: saidi@ida.ing.tu-bs.de).

Digital Object Identifier 10.1109/TCAD.2024.3446710




Fig. 1. Ray-tracing simulation showing the effect on beams when the door is suddenly opened: Beamformer should re-establish the link between transmitter (TX) to receiver (RX) that was disconnected by the outage. (a) Before door's opening. (b) After door opens.

the path loss due to frequency increase, the signal coverage is greatly enhanced and the data rate is also increased. While this is an advantage over omni-directional antennas, it also introduces complex tracking mechanisms for dynamic targets. When transmitting in complex indoor environments, the multipath effect makes beam management more difficult, and the beamformer (beam management unit) must detect, predict and select the optimal direction for transmission, which is highly dependent on the environment, and once the environment suddenly changes, such as opening the door, causing the original beam configuration to fail, the beamformer has to re-establish the link, which causes link outage and affects the QoS of the communication, as shown in Fig. 1.

Therefore, if the wireless devices can sense the dynamic changes in the environment through sensors, such as depth cameras/LiDARs, the impact on signal propagation can be efficiently simulated by the virtualized digital twin, as shown in Fig. 2, in order to derive the optimal beamforming configurations for current situation.

In the field of wireless communication, ray-tracing technology is widely used due to its low cost and high accuracy, meeting the needs of the virtualized digital twin in wireless devices. In [2], authors experimentally confirmed that ray-tracing simulation results can well match real measurements. In their experiment, 87% of the received signal strengths were predicted with an error of less than 3 dB, and all the simulations had an error of less than 5 dB. In addition, [3] and [4] also made a similar conclusion, that is, the simulation of wireless communication scenarios by ray tracing can accurately extract critical parameters (e.g., received signal strength, path loss, power delay profile, etc.) that matches real measurements, which demonstrates practicality of ray tracing to help in design aspect of wireless communication.




Fig. 2. Digital twin of ray tracing in wireless device (here is the wireless router): Objects in the scene are organized into dynamic and static, and are annotated in red and green, respectively. The motion of dynamic objects is fully explored in the digital twin and the resulting consequences are simulated by ray tracing, which guides the wireless device to sufficiently master the possible situations in the dynamic scene and to perform correctly in communication settings, such as antenna array and beamforming configurations.

s if the potential reflection paths obtained by routing in the VST in advance, again, the experimental results of this article clearly did not meet the millisecond timing requirements we propose.

Compared with ray tracing in static environments, dynamic scenes lead to more complex ray tracing due to the dynamic changing of positions and attitudes of the reflection planes involved in signal reflection. Hussain and Brennan [11], [12], [13] derived the rules for updating the interplane visualization relations for linear motion in accordance with the principles of geometrical optics (GOs) with the assistance of the proposed intravisibility matrix, which greatly improves the ray-tracing efficiency in processing scenes with dynamic motion, resulting in an acceleration of ray tracing for typical urban scenes for V2X application, reducing the processing time to few seconds (indicator τ_{it} in the papers). However, compared to the V2X scenarios where vehicles follow fixed paths, indoor scenarios with random object movements (e.g., movement of people, opening and closing of doors, placement of furniture and objects, etc., all affecting the final signal propagation and being simulated by ray tracing) require more complex geometrical processing in order to determine the interplanar visualization relations, which should be implemented in an efficient way for the ray-tracing simulation on the digital twin for real-time processing.

From the above discussion of the existing work, it can be concluded that although the ray-tracing algorithms are optimized by improving the data structure and accelerating the ray-tracing routines in parallelization with the support of GPUs, the various ray-tracing methods proposed in the existing work still fail to satisfy the timing requirements (in our article is milliseconds) and computational speeds of real-time ray tracing for the applications that we expect to be applied in the virtualized digital twins in wireless devices. On the one hand, this is due to the angular sweeping mechanism in the implemented SBR algorithm, i.e., the SBR algorithm meaninglessly consumes the vast majority of the runtime for the exclusion of noncritical paths: for example, sweeping the space with one-degree angular interval at TX yields $180 \times 360 = 64\,800$ rays. However, the final result leaves only one ray (ideally) as the critical path, which has the lowest path-loss/propagation delay and thus contributes the most to the signal propagation and channel states; the vast majority of the remaining rays are regarded as noncritical paths, which are discarded in the final ray-tracing results, yet the computation of which takes up the vast majority of the runtime. On the other hand, GPU acceleration uses batch processing to parallelize the same operations, which is not suitable for forward-serial ray-tracing computations: coordinates of the next intersection point and the direction in the next round of iteration depend on the forward calculation from the previous round of iterations. And most of the reflections in the batch will not lead the ray to the end point RX, which, however, cannot be eliminated earlier in the forward computation.

Therefore, in order to improve the ray tracing applied on embedded wireless devices for real-time simulation, this article first proposes a novel algorithm for reflection path derivation, i.e., the iterative path convergence (IPC) algorithm. By

In this article, the real-time performance of the ray-tracing routine impacts greatly on the immediacy of the digital twin, i.e., the ray-tracing calculations should be done in milliseconds to ensure that the simulation results are correctly and timely assisted for the actual beamformer configuration. Reference [5] used point cloud data (PCD) as a static simulation scenario and utilized NVIDIA frameworks for acceleration. Although the computation rate was improved by 49.8 times compared with that without GPU acceleration, it is still inapplicable to the embedded real-time systems as targeted by this article due to the long ray-tracing execution time (487 s). Reference [6] also accelerated ray tracing via GPUs, which, although 16 times faster than using CPUs for computation, still did not meet the millisecond simulation requirements targeted by our article (ray tracing finished in 8756ms in [6]). Furthermore, the experimental results in [7] also showed that rationally optimizing the ray-tracing algorithm and parallelizing it using GPUs can effectively accelerate the simulation, resulting in the computational time consumed for ray tracing being reduced to within a few seconds, which, however, clearly falls short of the millisecond level of elapsed time in ray tracing that we expect.

For widely used shooting-and-bouncing-rays (SBRs) algorithm in ray tracing, it is necessary to traverse all reflection planes to derive the correct ray-plane intersection points given by the incident vectors, which is recursively computed until the rays approach the RX to obtain the final set of paths. Calculating the intersection of rays and scatters in SBR algorithm occupies more than 90% of the computation time [8], so if the scatters which are likely to intersect with the rays at a certain direction are known in advance, it will speed up the computation significantly. For indicating interplane visibility relationships, Liu and Guo [9] and Hu et al. [10] proposed a new data structure called Virtual Source Tree, in which the possible paths can be obtained through routing from transmitter (TX) to receiver (RX). While a ray-tracing simulation of an outdoor street grid scene can be done in 2

166 decomposing the overall derivation of one potential reflection
 167 path into mutually independent subproblems related to the
 168 individual planes involved in reflection, the computation of
 169 the reflection path is parallelized and globally accelerated.
 170 Meanwhile, since geometric operations, such as projection
 171 of vectors, are involved in each subproblem routine, we
 172 propose to instantiate the geometric operations involving each
 173 plane in the IPC algorithm using independent processing
 174 elements (PEs) in order to map the parallelization of the IPC
 175 algorithm to physically parallel circuits on FPGA. The main
 176 contributions are as follows.

- 177 1) An IPC algorithm for computing signal reflection paths
 178 is proposed, which is designed for parallel processing of
 179 the ray paths and easy to implement in hardware;
- 180 2) An high-level synthesis (HLS) workflow is proposed:
 181 geometric data of the scene is compiled to obtain weak
 182 visibility relationship networks (WVRN) and used to
 183 infer potential reflection paths; the IPC algorithm is then
 184 achieved on FPGA to accelerate ray-tracing speed to
 185 meet the timing requirement of milliseconds for real-
 186 time embedded applications;
- 187 3) The idea of embedding real-time ray-tracing platform
 188 in wireless devices is not to reconstruct the signal
 189 propagation (e.g., reconstruct radiation pattern) in a tar-
 190 get scene together with high-precision physical models
 191 (e.g., frequency bands, path-loss models, reflective plane
 192 materials and reflection coefficients, etc.), but rather to
 193 assist in beamforming for faster and more effective beam
 194 management: by quickly calculating potential signal
 195 reflection paths, the ray directions can be graded based
 196 on path length, reflection order, and reflection angle,
 197 thereby effectively assisting beamforming by filtering
 198 out the beam steering angle that has the greatest impact
 199 on signal propagation.
- 200 4) To the best of our knowledge, the HLS workflow
 201 proposed in this article is not covered by any existing
 202 work, which opens the door on synthesizing embedded
 203 hardware dedicated for robust and real-time wireless
 204 communication, especially for real-time beam manage-
 205 ment; the objective of our proposed HLS workflow is
 206 to provide a new solution targeting environment sensing
 207 and processing in 6G wireless communications aided by
 208 hardware-software co-design.

209 II. ITERATIVE PATH CONVERGENCE ALGORITHM

210 The most important aspect of ray tracing is the calculation
 211 of the reflection paths of the signal between the reflection
 212 planes. Based on the obtained reflection paths applied to signal
 213 models one can derive information, such as path loss, phase
 214 shift, time delay, etc., according to which the beamformer
 215 (i.e., beam management unit) can adjust the weight matrix
 216 of the antenna array to achieve beam steering. For an N th-
 217 order reflection path ($Path_1$) as shown in Fig. 3, there are
 218 involved reflection planes $\{\Omega_1, \Omega_2, \dots, \Omega_N\}$, set of ray-plane
 219 intersection points on each planes $\{s_1, s_2, \dots, s_N\} \subset S$ where
 220 each point $s_n = [x_n, y_n, z_n]^T, n = 1, 2, \dots, N$ is represented
 221 by the 3-D coordinates in vector form, and fixed terminals




Fig. 3. Signal propagation via reflection: N th-order reflection path ($Path_1$) with the involved reflection planes $\{\Omega_1, \Omega_2, \dots, \Omega_N\}$; another first- and second-order reflection paths $Path_3$ and $Path_2$ consist of $\{\Phi_1\}$ and $\{\Psi_1, \Psi_2\}$ as reflection planes, respectively.

$\{s_0, s_{N+1}\} \subset S$ which are, respectively, recognized as TX 222
 and RX coordinates. Then the plane Ω_n should satisfy the 223
 Householder transformation 224

$$H_n(s_{n-1} - s_n) = \alpha(s_{n+1} - s_n) \quad (1) \quad 225$$

where H_n is the Householder matrix of plane Ω_n and α is 226
 the ratio of the modulus of the incident vector $\overrightarrow{s_n s_{n-1}}$ to the 227
 reflected vector $\overrightarrow{s_n s_{n+1}}$ 228

$$\alpha = \frac{\|s_n - s_{n-1}\|}{\|s_{n+1} - s_n\|}. \quad (2) \quad 229$$

The reversed incident vector $\overrightarrow{s_n s_{n-1}}$ and the reflected vector 230
 $\overrightarrow{s_n s_{n+1}}$ should, respectively, be related to the normal vector of 231
 the plane e_n as follows: 232

$$\|s_{n-1} - s_n\| = \frac{e_n^T (s_{n-1} - s_n)}{\cos \theta_i} \quad (3) \quad 233$$

$$\|s_{n+1} - s_n\| = \frac{e_n^T (s_{n+1} - s_n)}{\cos \theta_r} \quad (4) \quad 234$$

in which $\cos \theta_i \equiv \cos \theta_r$ is fulfilled when the reflection at s_n 235
 exists. Thus, the ratio α in the Householder equation could be 236
 derived as 237

$$\alpha = \frac{\|s_{n-1} - s_n\|}{\|s_{n+1} - s_n\|} = \frac{e_n^T (s_{n-1} - s_n)}{e_n^T (s_{n+1} - s_n)} = \frac{m_n}{n_n} \quad (5) \quad 238$$

where $m_n = e_n^T (s_{n-1} - s_n)$ and $n_n = e_n^T (s_{n+1} - s_n)$ represent 239
 the distance from s_{n-1} and s_{n+1} to the reflection plane Ω_n , 240
 respectively. 241

Substituting (5) into (1), then the intersection point s_n could 242
 be described after rearranging as 243

$$s_n = (m_n I - n_n H_n)^{-1} (m_n s_{n+1} - n_n H_n s_{n-1}) \quad (6) \quad 244$$

where I represents a 3×3 identity matrix. 245

Thus, the predicted value of s_{n+1} can be derived from s_n 246
 represented by s_{n+1}^p as 247

$$s_{n+1}^p = \frac{1}{m_n} [n_n H_n s_{n-1} + (m_n I - n_n H_n) s_n]. \quad (7) \quad 248$$

Meanwhile, the calculated value of s_{n+1} described as s_{n+1}^c 249
 should satisfy 250

$$s_{n+1}^c = (m_{n+1} I - n_{n+1} H_{n+1})^{-1} (m_{n+1} s_{n+2} - n_{n+1} H_{n+1} s_n) \quad (8) \quad 251$$

252 which formulates a constrained optimization problem as

$$\begin{aligned}
 & \text{minimize} && \sum_{n=1}^N \|s_{n+1}^p - s_{n+1}^c\| \\
 & \forall s_i \in S, i=1,2,\dots,N \\
 & \text{subject to} && s_n \in \Omega_n, n = 1, 2, \dots, N \quad (9)
 \end{aligned}$$

255 which implies that each intersection point should satisfy the
 256 minimum difference between the predicted and computed
 257 values at convergence of the path, where each point is
 258 constrained to be within the boundary of the corresponding
 259 plane. Although this constrained optimization problem can be
 260 solved by transforming it into Karush–Kuhn–Tucker condi-
 261 tions (KKT conditions) by applying the Lagrange multiplier
 262 method, the solution process is complex and not conducive to
 263 FPGA applications. In order to solve the above constrained
 264 optimization problem efficiently, we design an iterative method
 265 in the proposed IPC algorithm, where the computation of the
 266 overall path is decomposed into iterative computation for the
 267 ray-plane intersection point s_n on each scattering plane Ω_n , and
 268 the computation on each plane is independent to the others:
 269 the overall solution can thus be transformed into separate
 270 subproblems that can be solved in parallel for easy hardware
 271 implementation.

272 At each intersection point $s_n \in S$ satisfies

$$273 \quad s_n = f(s_{n-1}, s_{n+1}; \Omega_n), n = 1, 2, \dots, N \quad (10)$$

274 namely, the coordinates of the intersection point s_n on Ω_n
 275 are computed from the leading and following points on the
 276 reflection path (s_{n-1} and s_{n+1} , respectively), as shown in
 277 Fig. 3; t_{n-1} and t_{n+1} are the projection points of s_{n-1} and s_{n+1}
 278 on the plane Ω_n , respectively; l_n is the distance between the
 279 two projection points on the plane and k_n is the distance from
 280 the projection point p_{n-1} to s_n , then the following relation is
 281 obtained due to the Theorem of Similar Triangles:

$$282 \quad \Delta s_{n-1} t_{n-1} s_n \sim \Delta s_{n+1} t_{n+1} s_n \Rightarrow \quad (11)$$

$$283 \quad \frac{m_n}{n_n} = \frac{k_n}{l_n - k_n} \Leftrightarrow \frac{k_n}{l_n} = \frac{m_n}{m_n + n_n} \quad (12)$$

$$284 \quad s_n = t_{n-1} + k_n \frac{t_{n+1} - t_{n-1}}{\|t_{n+1} - t_{n-1}\|} = t_{n-1} + l_n \frac{m_n}{m_n + n_n} e_l \quad (13)$$

285 with e_l indicates the direction of the vector $\overrightarrow{t_{n-1} t_{n+1}}$. Thus, the
 286 coordinates of the ray-plane intersection point can be obtained
 287 by the leading and following points on the path, which
 288 leads to an intuitive solution for the mentioned constrained
 289 optimization problem: through iterations the new coordinates
 290 of intersection points s_1, s_2, \dots, s_N in the reflection path P_N
 291 can be updated in parallel (or sequentially in software imple-
 292 mentations) until the displacement of the new coordinates with
 293 respect to the old ones is less than threshold ϵ_N , which depicts
 294 computation convergence, as shown in Algorithm 1.

295 The IPC algorithm traverses all potential ray paths, where
 296 each path consists of the index numbers of the planes involved
 297 in the reflection sorted by the order of the reflection. On the
 298 reflection path $P_i, i = 1, 2, \dots$, the first point s_0 and last point
 299 s_{N+1} are fixed TX and RX coordinates, respectively, and the
 300 remaining points $s_i, i = 1, 2, \dots, N$ correspond to ray-plane
 301 intersections on each plane involved in the reflection. Iterations
 302 are performed after initializing each point. The stopping rule

Algorithm 1: IPC Algorithm on One N th Order Reflection Path

Input: Terminal points TX and RX , list of bounded reflection
 planes $\Omega = \{\Omega_1, \Omega_2, \dots\}$, list of potential reflection
 paths $P = \{P_1, P_2, \dots\}$, convergence threshold ϵ_N
Output: List of confirmed ray paths in exact coordinates Q

```

1  $s_0 \leftarrow TX$ 
2  $s_{N+1} \leftarrow RX$ 
3  $Q \leftarrow \emptyset$ 
4 while  $P \neq \emptyset$  do
5    $path \leftarrow \text{pop}(P)$ 
6    $\Delta \leftarrow \infty$ 
7   Initialize intersection points  $s_i, i = 1, 2, \dots, N$ 
8   while  $\Delta > \epsilon_N$  do
9     for  $1 \leq i \leq N$  do
10       $planeIndex \leftarrow path[i]$ 
11       $\omega \leftarrow \Omega[planeIndex]$ 
12       $s_i^{new} \leftarrow f_{IntersectionPoint}(s_{i-1}, s_{i+1}; \omega)$ 
13       $\Delta \leftarrow \Delta + \|s_i^{new} - s_i\|$ 
14       $s_i \leftarrow s_i^{new}$ 
15    $\Delta \leftarrow \frac{1}{N} \Delta$ 
16   if  $\forall i \in N, s_i \in \Omega[path[i]]$  then
17      $Q \leftarrow Q \cup \{s_0, s_1, \dots, s_N, s_{N+1}\}$ 
18
19 return  $Q$ 

```

Algorithm 2: Compute Ray-Plane Intersection Point

$f_{IntersectionPoint}$

Input: Leading and following points s_{n-1} and
 s_{n+1} , respectively; target reflection plane Ω_n
Output: Ray-object intersection point (s_n) on the given plane
 Ω_n

```

1  $t_{n-1} \leftarrow$  Projection of  $s_{n-1}$  on  $\Omega_n$ 
2  $t_{n+1} \leftarrow$  Projection of  $s_{n+1}$  on  $\Omega_n$ 
3  $m_n \leftarrow \|s_{n-1} - t_{n-1}\|$ 
4  $n_n \leftarrow \|s_{n+1} - t_{n+1}\|$ 
5  $l_n \leftarrow \|t_{n+1} - t_{n-1}\|$ 
6  $e_l \leftarrow \frac{t_{n+1} - t_{n-1}}{l_n}$ 
7  $s_n \leftarrow t_{n-1} + l_n \frac{m_n}{m_n + n_n} e_l$ 
8 return  $s_n$ 

```

ensures that the error of the coordinates calculated for each
 intersection points finally converges to ϵ_N . Calculating and
 updating the new coordinates of the intersection points on
 each reflection plane is implemented in parallel, without any
 demand on the order of reflections. The function $f_{IntersectionPoint}$
 calculates new coordinates of the intersection points on the
 given reflection plane by the leading and following points,
 as shown in Algorithm 2 and (10)–(13). The error between
 the newly computed coordinates and the old coordinates
 for each point is accumulated and averaged for fitting the
 iterative stopping rule indicated by ϵ_N . After the ray path
 has converged, it is necessary to ensure that each intersection
 point is within the boundary of the corresponding plane in
 order to determine the validity of the given potential path. All
 potential paths given by the list P are checked for validity
 and further recorded by the list Q only for confirmed paths,
 which is returned for subsequent processing. As an example to
 demonstrate the convergence of iterative paths, a third-order




Fig. 4. Example for IPC algorithm: With fixed TX and RX the reflection paths will gradually converged: clearly the intersection converges as the iterations proceed. (a) Reflection path derivation using IPC. (b) Convergence in computing intersection points.

321 reflection path is shown in Fig. 4. The purpose of the IPC
 322 is to derive the coordinates of the ray-plane intersections in
 323 each of the planes based on an ordered sequence of reflection
 324 planes (here is $\text{TX} \rightarrow \{\Omega_1 \rightarrow \Omega_2 \rightarrow \Omega_3\} \rightarrow \text{RX}$) in the
 325 space connecting the TX and RX. After each intersection has
 326 been initialized, a round of path iteration is launched: the
 327 intersection point s_1^0 on the plane Ω_1 is updated to a new value
 328 s_1^1 based on the current coordinates of TX and s_2^0 , while at the
 329 same time s_2^0 is computed to an updated value s_2^1 based on s_1^0
 330 and s_3^0 , and s_3^0 is updated to a new value s_3^1 based on s_2^0 and
 331 RX. The average displacement of each intersection point in
 332 this path does not satisfy the iteration convergence threshold
 333 $\epsilon_N = 0.1$ at this point, and thus the next round of iteration is
 334 launched. The exact reflection path and its nodes coordinates
 335 are obtained after five rounds of iterations, as shown in Fig. 4.

336 The IPC algorithm discussed above allows the forward serial
 337 path derivation procedure to be fragmented by disassembling
 338 one given potential reflection path into independent geometrical
 339 calculation $f_{\text{IntersectionPoint}}$ for each planes involved in the
 340 reflection, which allows the derivation of the path to break
 341 through the limitation of the order of the ray-plane intersection
 342 points, and thus allows the path to be computed in parallel
 343 until the convergence is achieved.

344 III. VALIDATION AND PERFORMANCE OF IPC ALGORITHM

345 In order to validate the proposed IPC algorithm, this
 346 section uses software to compare and analyze the performance
 347 of the proposed IPC algorithm and the widely used SBR
 348 algorithm in ray tracing in terms of computational accuracy
 349 and speed, respectively. In order to simplify the validation
 350 process, this section uses 2-D closed contours regarded as

TABLE I
CONFIGURATIONS OF GENERATED SHAPES

Shape	Edges Number	Count
L	4-6	25
T	8-10	25
U	8-10	25
Convex polygon	4-10	25




Fig. 5. L-shaped room with dynamic slide walls captured in four time steps: Dynamic sidewalls E_{23} and E_{34} are affected by the dynamic vertex V_3 , which expands a new area (marked with a red shaded region) for signal propagation at each time step; newly established signal propagation link at each time step is denoted by red dotted lines. (a) Time step 0: Original signal propagation pattern. (b) Time step 1: Environment changing leads to a new first-order reflection path in ray tracing. (c) Time step 2: Environment changing leads to a new line-of-sight path in ray tracing. (d) Time step 3: Environment changing leads to a new second-order reflection path in ray tracing.

the top views of indoor scenarios as the simulation environ- 351
 352 ments for the validation of path derivation; meanwhile, in
 353 order to ensure that the validation results are generalizable,
 354 100 sets of randomly generated closed contours of different
 355 shapes are tested which makes to cover the L-, T-, U- and
 356 convex-polygon-shaped rooms in a (numerically) 10×10
 357 square-shaped environment, which is used to imitate the
 358 common room shapes in real-world. The configurations is
 359 shown in Table I.

360 In addition, one vertex in the closed contour is freely
 361 selected so as to make it move according to a certain trajectory
 362 in time steps, which is equivalent to the attitude change of
 363 the two edges adjacent to this vertex and is used to imitate
 364 the dynamics of the environment, as shown in Fig. 5. The
 365 transmitter TX and receiver RX are randomly placed within
 366 the generated 2-D closed contour and the reflection paths
 367 are computed, respectively, using the proposed IPC algorithm
 368 and SBR algorithm, which are realized in software using
 369 Python. The performance of the respective algorithms will be
 370 compared in terms of accuracy and speed of path derivation
 371 (only the case of 3rd-order or lower reflections are considered
 372 due to the high-reflection loss for RF signals in GHz-band) as

TABLE II
SOFTWARE SETTINGS FOR VALIDATIONS

CPU	Intel Core i7-8750H
Python	3.11.7 (64-bit)
Numpy	1.26.3
Open3D [14]	0.18.0
Logic Synthesis	Quartus II 11.0 on Windows 10 22H2




Fig. 6. Computational errors in ray paths derivation: Angular errors on TX and RX sides are depicted, respectively, to (a) dynamics of environment and (b) complexity of environment. Accuracy of ray tracing via IPC algorithm is compared with the results obtained by SBR algorithm with one-degree sweeping interval.

indicated by the time step (i.e., dynamics of the scene) and the number of edges of the closed contour (i.e., complexity of the scene), respectively. The software settings are shown in Table II.

A. Accuracy in Path Derivation

The accuracy of the reflection path computation is expressed in terms of the angular error between the direction of the ray computed by the respective algorithms at TX and the theoretical ray direction computed using GOs, in order to avoid the ambiguity associated with using actual units (e.g., meters) to describe the coordinates of ray-plane intersections and the corresponding displacement errors.

As can be seen in Fig. 6(a), the angular error obtained using the SBR algorithm with one-degree sweeping interval is about 10 degrees, whereas the result obtained by convergence in the proposed IPC algorithm can be improved by five orders of magnitude in terms of accuracy, which fully demonstrates the advantages of the proposed IPC algorithm. Besides, the simulation accuracy of the IPC algorithm does not vary widely with the dynamics and complexity of the environment, which is robust compared to the SBR algorithm that has an angular error ranges from 3 degrees to 30 degrees, as shown in Fig. 6(b).

B. Ray-Tracing Simulation Speed

For the convergence speed of the computation, the advantages of the proposed IPC algorithm can be clearly demonstrated in Fig. 7(a) and (b): by obtaining the potential reflection paths in advance, the IPC algorithm can improve the ray-tracing speed by more than two orders of magnitude compared to the SBR algorithm; although the IPC algorithm is not accelerated in parallel (due to software implementation using Python), it still achieves milliseconds of elapsed time in the software ray-tracing implementation. It can be noticed that as the environment becomes more complex (more edges)




Fig. 7. Elapsed time in ray paths computation: The software-implemented IPC algorithm achieves a speedup of about 200 times compared to the SBR algorithm for ray tracing within 2-D closed contours. (a) Ray-tracing elapsed time to the dynamics of environment. (b) Ray-tracing elapsed time to the complexity of environment.

the ray tracing's elapsed time slowly increases. When the number of edges is low, the L- and convex-polygon-shaped rooms dominate. When the number of edges grows to seven there is a significant speedup of the ray tracing due to the fact that it is at the boundary between the number of edges of the L-shaped and the T/U-shaped, so that convex-polygon-shaped rooms dominate, which in turn makes the computation of reflection paths easier; as the number of edges continues to grow, the T/U-shaped rooms gradually dominate, which makes the ray-tracing environment complex and thus leads to a further increase in the elapsed time.

From the above analysis and comparison of the performance of the IPC algorithm and the SBR algorithm for ray tracing in 2-D scenes, it can be concluded that the proposed IPC algorithm compresses the ray-tracing elapsed time in milliseconds while maintaining high-computational accuracy, which shows the expectation and feasibility of further accelerating the IPC algorithm using FPGAs.

IV. HARDWARE ARCHITECTURE OF RAY-TRACING PLATFORM ON FPGAS

The IPC algorithm proposed in this article can greatly accelerate the ray path convergence process with the help of computational parallelization. If the IPC algorithm is implemented using an FPGA, the parallel subroutines in the algorithm can be mapped to the intrinsic parallelism of the logic circuits, giving full play to the advantages of FPGAs: compared to the batch-based parallel acceleration of GPUs, FPGAs are more flexible solutions due to the high degree of freedom in functional implementation and efficient tradeoffs between resource utilization and timing constraints. For example, when the timing constraints of a ray-tracing platform for virtual digital twins of wireless devices are violated, i.e., the ray tracing does not converge fast enough to meet the design requirements, the ray tracing can be physically accelerated by adding logic function modules to share the computational efforts. This approach is not available to GPUs, which demonstrates the unique freedom of implementation provided by FPGAs.

The hardware architecture adapted to the IPC algorithm implemented on FPGA proposed in this article is shown in Fig. 8. The ray-tracing platform implemented in FPGA consists of three main modules: 1) the PE matrix; 2) the PE scheduler; and 3) the coordinates updater-buffer. In this




Fig. 8. Module architecture of the real-time ray-tracing platform on FPGA.

Algorithm 3: Halving-Comparison in Proportion Operations of (13)

Input: m_n, n_n, l_n in (13)
Output: Proportion $l_n \frac{m_n}{m_n+n_n}$

```

1  $L \leftarrow (m_n + n_n)/2; B \leftarrow L$ 
2  $L_p \leftarrow l_n/2; B_p \leftarrow L_p$ 
3 while  $L > 0$  do
4    $L \leftarrow L/2; L_p \leftarrow L_p/2$ 
5   if  $B < m_n$  then
6      $B \leftarrow B + L; B_p \leftarrow B_p + L_p$ 
7   else
8      $B \leftarrow B - L; B_p \leftarrow B_p - L_p$ 
9
10 return  $B_p$  as  $l_n \frac{m_n}{m_n+n_n}$ 

```

case, the PE matrix consists of various different mutually independent PEs related to the individual planes participating in the reflection in the target environment. The function of each PE corresponds to $f_{\text{intersectionPoint}}$ in the IPC algorithm, as shown in Algorithm 2, and is used to compute the coordinates of the ray-plane intersections in a given reflection plane from the leading and following points. As a result of the geometric preprocessing, the reflection planes in the scene are extracted with critical information, such as plane equations, normal vectors, and boundary points, which can be considered as constants during the ray-tracing process, thereby reducing the size of the circuit. Thus, geometric operations in PE, such as calculating vector projections, can be physically realized by combinational blocks or small-scale sequential blocks: multiplication operations for constants can be realized using the shift-add principle, while division/proportion operations can be realized using halving-comparison in order to balance the size of circuits and the speed of computation, as shown in Algorithm 3. In Algorithm 3 the denominator $m_n + n_n$ is fitted to the numerator m_n by halving successively in iterations, and by mapping the same action to the coefficients l_n the displacement of the intersection point with respect to the projection point of the preceding point on the plane is obtained as $l_n(m_n/[m_n + n_n])$, and then the actual coordinates of the

intersection point can be computed according to (13). As only addition, subtraction and shift operations are involved, it can be easily converted into sequential logic circuit implemented in each PE.

According to the previously mentioned, if all potential reflection paths obtained based on geometrical preprocessing of the target scene can be rationally used for scheduling the PE matrix, the ray-tracing simulation can be accomplished in the shortest possible elapsed time. Hence, the PE scheduler uses a finite state machine or ROM to save the derived scheduling sequence by which the PE matrix is scheduled and manipulated. The coordinates updater-buffer buffers the newly calculated intermediate coordinates in each round of path iteration so that it can be used in the next round of the IPC iteration. As mentioned earlier, the purpose of our proposed embedded real-time ray tracing is to quickly and accurately compute the reflection paths that contribute the most to signal propagation, which will guide the beamformer for efficient beam management. Therefore, instead of deriving all possible reflection paths completely, we selectively buffer the intermediate values in path iterations according to the following principles.

- 1) *Priority of Reflection Order:* First order reflections are prioritized over second order, and so forth.
- 2) *Priority of Path Lengths:* Only one intersection per reflection plane is buffered, which indicates the best reflection path through this plane.

Based on the above principles, an upper limit of FIFOs can be set in the HLS workflow, i.e., only storing coordinates up to the number of reflection planes, which can greatly reduce the amount of memory/registers and make the final on-chip resource utilization greatly reduced. For example, for a target environment with nine reflection planes as shown in Fig. 5, the reflection needs to be buffered up to 1665 coordinates (9 first-order, 72 second-order, and 504 third-order intersection points), whereas if only the intersection of the best reflection paths involved is selected for each reflection plane then only 9 coordinates should be buffered, which is equivalent to releasing 99.46% of the FIFO capacity and makes the on-chip performance better.

The ray-tracing platform implemented on FPGA based on the IPC algorithm can be obtained by instantiating the PE matrix, PE scheduler and coordinates updater-buffer, which pursues a further parallelization and acceleration for the reflection path derivation. As stated earlier, FPGA-based real-time ray tracing is deployed to provide the beam management with a fast response to dynamic environmental changes more than providing a complete and accurate simulation of signal propagation, with the runtime workflow shown in Fig. 9. When sensors (e.g., depth camera/LIDAR) detect a change in the environment, the ray-tracing wrapper in the embedded wireless device activates the real-time FPGA-based ray-tracing platform to launch ray-tracing simulations for the instantaneous scene, and the results are used to assist further in beam management for robust beam-forming and tracing. Applying the proposed IPC algorithm and parallelizing the mapping of the algorithm using FPGAs makes it possible to reduce the ray-tracing time to milliseconds (e.g., about 1 ms as shown




Fig. 9. Runtime workflow of embedded wireless device with FPGA-based real-time ray-tracing platform.




Fig. 10. Overview of the proposed HLS workflow for real-time ray tracing.

in Section VI), which allows the beamformer to achieve an instantaneous response to the environmental changes, thereby effectively improving the robustness of the beam management.

V. HIGH-LEVEL SYNTHESIS WORKFLOW

Aiming to automate the process from the acquired 3-D PCD of the target scene to the final RTL modules, so that the resulting FPGA implementation has high efficiency and flexibility, this article designs a novel HLS workflow for the hardware architecture of the proposed ray-tracing platform on FPGAs. The overall workflow is shown in Fig. 10.

After geometric preprocessing of the captured 3-D PCD successfully extracted critical information (e.g., plane equations, normal vectors, and boundaries, etc.) for the main planes that may be involved in signal propagation, the HLS workflow begins. The first step is to derive all potential reflection paths at each time step in the given dynamic scene: by using the Simple Funnel algorithm [15], [16], [17] on the cross section of the 3-D target scene in the direction perpendicular to the ground to extract the interplane weak visibility relations, a WVRN can be generated, as shown in Fig. 11. In the WVRN, if two nodes are linked by an edge, which indicates that the planes corresponding to these two nodes are weakly visible, i.e., each of the two planes has at least one pair of points that are directly visible (Line of sight, LOS), then it is possible that there is a reflection path between these two planes denoted by the nodes. All potential reflection paths are derived separately by time step by routing over the WVRN using A*-algorithm [18], leading to the final scheduling sequence used for the control of PEs. The PE scheduling problem is similar to the open-job shop scheduling problem (OSSP) [19] in that a definite number of jobs (i.e., derived potential paths in WVRN) are assigned time slots to a known number of machines (i.e., PEs) for the sequences of operations (i.e., PEs in the iteration) [20] with same computation time of each path calculation, which

can be achieved by genetic algorithm (GA) [21] to perform heuristic search for a balance between the complexity of the algorithm and success rate of the PE scheduling, as shown in Fig. 12

$$LF \stackrel{\text{def}}{=} \sum_{i=1}^n |T_{\text{latest}}(\text{Path}_i) - T_{\text{earliest}}(\text{Path}_i)|. \quad (14)$$

The objective of PE scheduling is to minimize the latency factors (LFs) of different PEs in the same path while achieving the shortest makespan, as defined in (14). That is, it is required that each PE operation involved in iterating the same path should be completed in the same time slot (or the nearest time slots) to achieve the maximum parallelization of the distributed PEs. Iteration can be accelerated by duplicating highly utilized PEs, but at the cost of increased on-chip resource utilization, which is not a critical factor for performance in our proposed FPGA implementation (see Section VI). Hence, a three-pass scheduling procedure is applied: 1) initializing the scheduling sequence by GA-algorithm; 2) applying PE duplications to expand the “room” for the parallelization of path computation; and 3) by ASAP-scheduling the blank timeslots are scheduled to achieve shorter makespan.

After compiling and routing the WVRN, the potential reflection paths and the critical information about the reflection planes corresponding to each path are obtained, which are used to, respectively, generate the PE scheduler and PEs, as discussed in the previous section. Finally, input and output interfaces are added to the generated ray-tracing platform to accommodate the embedded main system and system bus, thus realizing the eventual ray-tracing platform in RTL modules for further logic synthesis and subsequent processing for the final FPGA configuration. The proposed HLS workflow allows the target scene to be hardwarized on FPGAs in the form of FPGA modules aiming at fast reflection path derivation in milliseconds. As shown in Fig. 9, although the processing of the target scene using the HLS workflow to generate a scene-specific FPGA ray-tracing platform imposes a higher overhead compared to the accelerator using software program (e.g., GPU-accelerated ray tracing, etc.), the resulted FPGA-based real-time ray-tracing platform has better performance at runtime (see Section VI). Once the system is (re)configured, high speed and high-accuracy real-time ray tracing can be achieved at runtime, which is not affected by the overhead of the (re)configuration process.

VI. PERFORMANCE OF GENERATED FPGA PLATFORM FOR RAY TRACING

In this section the ray-tracing platform on FPGA via the proposed HLS workflow for a given indoor scene is validated, an experimental platform as shown in Fig. 13 is constructed. The augmented ICL-NUIM dataset [22], [23] as shown in Fig. 14 is used as the target scene for ray tracing to compare the performances of different algorithms (SBR and proposed IPC) and platforms (multicore CPU and FPGA). The preprocessing program filters out the planes with an area larger than a quarter of one square meter for ray tracing, while the rest of the small-area planes will be




Fig. 11. Deriving dynamic weak visibility relationship networks (WVRN) from 3-D scene. (a) Original 3-D dynamic scene: Side walls $\Omega_1, \Omega_2, \Omega_3$ and Ω_6 work as static scatters whereas Ω_4 and Ω_5 as dynamic scatters. (b) Dynamic scatters Ω_4 and Ω_5 move to new positions, which leads to environmental changes in next frame. (c) Corresponding dynamic WVRN, where the red edges indicate weak visibility relationships (WVR) that change with the environment while green edges represent static WVR.




Fig. 12. PE scheduling: Aims to maximize parallelization for PE matrix. Makespan can be effectively reduced by duplicating PEs that have a high-utilization frequency: duplicated PE1* makes the calculation of Path3 executed without latency, which further guides Path12 to be scheduled earlier and reduces the total makespan in path iterations.




Fig. 13. Hardware validation platform: the platform for real-time ray tracing is synthesized on PC and implemented on the target FPGA (Intel Cyclone IV E, EP4CE115F29C7). The Raspberry Pi is used as a post-processor for the rays extracted from the FPGA ray-tracing platform.




Fig. 14. Target scene of living room environment: (a) PCD of ICL-NUIM Dataset is used as static background environment where the introduced human body (in red) moves around to create a dynamic scene and (b) 25 extracted planes involved in signal reflection by the geometric preprocessing for further ray tracing.




Fig. 15. Ray tracing in indoor scene with dynamic blockage (human body): The environment changes dynamically as the human body moves, while the TX (red point) and RX (blue point) are fixed in position to depict the influence of environmental change on signal propagation via ray tracing. (a) Time step 1. (b) Time step 5. (c) Time step 8. (d) Time step 9.

dynamic changes of the target environment. Four of the ten time steps sampled from the scene are shown in Fig. 15, which depict typical dynamic movement in position. As the geometric information of the reflection planes is extracted, the ray-tracing platform proposed in this article is implemented on FPGA according to the mentioned workflow. In order to fully demonstrate the performance of the IPC algorithm and the corresponding FPGA acceleration, the optimization approach for FIFO utilization mentioned in Section IV is not used in this section, i.e., iterative computation of ALL possible reflection paths on FPGAs using the IPC algorithm is performed in order to demonstrate the upper bound of accuracy and the lower bound of speed of the algorithm's implementation on FPGAs. Besides, the SBR algorithm is transplanted into rational RTL modules implemented on the same FPGA, the functional block diagram of which is shown in Fig. 16. Both of the hardware implementations are achieved by 32-bits word length in arithmetic calculations. In order to make floating-point geometric operations efficiently implementable on FPGAs, the coordinate values in which the operations are performed in FPGAs are all scaled up by a factor of one thousand, which corresponds to a coordinate precision of millimeters. Meanwhile, the ray-tracing simulation for the same scenario is accelerated on a PC using multicore CPU (32-bits float point numbers in arithmetic

621 considered purely as blockages, which do not participate
 622 in the calculation of reflections. A moving human body is
 623 introduced in the static living room scene, which results in




Fig. 16. SBR algorithm achieved on FPGA: The RTL module consists of an intersection points calculator, a direction vector generator, and a stopping condition detector. For the given initial point TX, the intersection calculator traverses all the planes in the scene, calculates the set of intersection points in the given direction, and selects the one with the shortest distance to be the starting point of the next segment of rays in the reflective path; the direction vector generator calculates the direction of the next segment of rays, and repeats the cycle until it reaches the stopping condition to complete the ray tracing in one sweeping direction. The ray tracing of the whole space is completed by traversing all the sweeping vector stored in the memory block. In order to avoid the use of IP cores provided by vendors, such as DSPs, which makes the comparison of on-chip resource utilization with the IPC implementation complicated, this section uses combinational logic to implement general-purpose multipliers and divisors, such as Wallace tree multipliers.

TABLE III
UTILIZATION OF ON-CHIP RESOURCES FOR IPC AND SBR
IMPLEMENTATIONS ON FPGA

Intel Cyclone IV E (EP4CE115F29C7) with 50MHz System Clock	IPC (Min.-Max.Utiliz.)	SBR
On-chip Resources		
Total logic elements	4%-43%	12 %
Total combinational functions	4%-41%	12 %
Dedicated logic registers	2%-13%	<1 %

calculations) with hardware and software parameters as shown in Table II. By comparing the simulation results obtained by different algorithms implemented on different platforms, the performance of each implementation is demonstrated in terms of simulation accuracy and speed.

A. Ray-Tracing Accuracy

By comparing the simulation results of the ray directions on the TX and RX sides with the theoretical results, which have been calculated by GOs, the accuracy of the ray tracing is derived. In each time step the rays obtained by the simulations (IPC and SBR, respectively) and the theoretical results are calculated in vectors to obtain the angular errors, which are then averaged to obtain the performance of ray-tracing accuracy as shown in Fig. 17. It is clear that the use of the IPC algorithm can improve the accuracy of ray tracing implemented on FPGAs by a factor of more than 100 compared to the implementation of the SBR algorithm. More detailed comparisons are shown in Fig. 18. Demonstrating the ray direction by azimuth and elevation for a given time step on the TX and RX sides, the ray-tracing accuracy of the IPC and SBR algorithms implemented on the FPGA can be derived, respectively. It is clear that the IPC algorithm demonstrates advantages in terms of accuracy: the simulation results obtained by the IPC algorithm are all very close to the theoretical results, whereas the SBR algorithm spreads the rays around the theoretical results in clusters. Furthermore, when the ray directions are not gathered, the SBR algorithm tends




Fig. 17. Angular errors in direction of simulated rays on TX and RX sides: The FPGA-based IPC implementation has a significant advantage in terms of ray-tracing accuracy, as it can reduce the angular error with respect to the GO to less than 0.1 degrees.

to miss these independent directions, in which the signal can still propagate via reflection.

B. Ray-Tracing Speed

As can be concluded from Fig. 19, accelerating the ray-tracing algorithm using an FPGA has a clear advantage in simulation speed:

FPGA-based SBR implementation can increase the simulation speed by nearly 500 times relative to single-core CPU implementations, reducing the simulation elapsed time to around 200 ms. Nevertheless, the IPC algorithm is accelerated by the FPGA to compress the ray-tracing elapsed time to around 1 ms, which shows a much greater advantage in simulation speed. Similarly, the acceleration ratios shown in Fig. 20 also demonstrate the advantages of the IPC algorithm implemented on FPGA, which achieves a speedup of about 181 times compared to SBR algorithm implemented on FPGA. Such a large class of speedups is partly due to the proposed IPC algorithm: by decomposing the derivation of each path into mutually independent subroutines consisting of the respective planes in which the reflections are involved, it is possible to change the path iteration from a sequential process of derivation according to the order of reflection of each intersection point to parallel implementations, which accelerates the convergence of the paths; Besides the IPC algorithm is further accelerated using FPGAs: the PE matrix can well map the respective independent subroutines of the IPC algorithm, which in combination with rational PE scheduling can achieve timing optimization and thus further accelerate the ray-tracing procedure.

C. Discussions and Conclusion

From the above comparisons, it can be concluded that the implementation of the IPC algorithm on FPGA has a great advantage over PC simulators in terms of accuracy and speed of embedded real-time ray tracing for wireless communications. Moreover, the decrease in ray-tracing speed for more complex scenarios can be balanced by increasing the scales of the PE matrix, which gives the embedded system design a higher degree of freedom to make tradeoffs. Besides, refer to Table III resource utilization varies between 4%-43%, depending on the movement trajectory of dynamic objects. Forcing the logic synthesizer to generate PEs for all reflection




Fig. 18. Direction of rays: Black crosses indicate the theoretical values calculated by GOs theory, the blue triangles represent the results calculated by the proposed FPGA-based IPC implementation while the red circles indicate the results simulated by SBR algorithm implemented on same FPGA board; light green circle indicates the ten-degree tolerance centered on the result of the GO calculation. Although a few isolated rays are missed due to the quantization error (i.e., the error caused by using integers instead of floats for arithmetic operations) of FPGAs, it is clear that the results obtained using the IPC algorithm are very close to the theoretical results, which are all located within the corresponding tolerances. However, the SBR algorithm suffers from more significant errors: due to the ray-sweeping mechanism of the SBR algorithm, the resulting ray-tracing results are presented as a set of clusters of rays in the neighborhood of the theoretical results, which require further processing to acquire the unique true result; due to the accumulation of errors in the SBR algorithm caused by the forward serial operation according to the reflection orders, a large number of independent rays are mistakenly discarded, which needs a finer sweeping interval for compensation. (a) Time step 1, TX side. (b) Time step 1, RX side. (c) Time step 5, TX side. (d) Time step 5, RX side. (e) Time step 8, TX side. (f) Time step 8, RX side. (g) Time step 9, TX side. (h) Time step 9, RX side.

716 planes can lead to a final resource utilization of up to 43%,
 717 demonstrating the worst-case condition, which is four times
 718 that of SBR but still achieves a speedup of over a factor of
 719 hundreds for SBR, as shown in Fig. 20. Since the architecture
 720 of the ray-tracing platform proposed in this article is designed
 721 in register transfer level, the synthesized logic circuits can
 722 also be transplanted to the most advanced state-of-the-art
 723 FPGA chips for implementation toward greater optimization
 724 and better performance. Moreover, with the implementa-
 725 tion flexibility of FPGAs tradeoffs can be made between
 726 ray-tracing accuracy, speed, and on-chip resource usage. As
 727 shown in Fig. 18, these isolated scattered rays depict the
 728 details of the signal propagation in the target scene compared
 729 to the concentrated paths, and thus the ray-tracing accuracy

should be optimized in favor of the scattered-direction rays. 730
 An early stopping strategy should therefore be adopted for 731
 freezing the paths that show concentrated trend in the first 732
 few rounds, which is used to provide available PEs for the 733
 computation of the paths in the scattered directions. Similarly, 734
 the reduction in simulation speed and increase in resource 735
 utilization caused by the growing complexity of the target 736
 scenario can still be counterbalanced by dynamically adjusting 737
 the computational accuracy using early stopping strategy: 738
 freezing the computation of paths that clearly tend to be 739
 invalid (e.g., intersections are outside of the boundaries of the 740
 planes) saves PE-occupancy to be provided for rational path 741
 derivations, thus accelerating path convergence without loss of 742
 robustness. 743




Fig. 19. Run time of ray-tracing simulation on different platforms: Generally speaking, the IPC algorithm is faster than the SBR algorithm implemented on the same platform. Accelerating the IPC algorithm using an FPGA can significantly speed up ray-tracing computation, resulting in simulation convergence time reduced to approximately 1 ms for each time step.




Fig. 20. Acceleration ratios of the proposed FPGA-based ray-tracing platform via IPC algorithm.

VII. CONCLUSION

744

745 In this article, the IPC algorithm for improving ray-
 746 tracing accuracy and facilitating parallelization on FPGA for
 747 acceleration is first proposed. The HLS workflow proposed
 748 in this article then obtains RTL-level modules that can be
 749 implemented on FPGAs by processing the geometric data of
 750 a given dynamic scene: compiling weak visibility relationship
 751 networks (WVRN) for each time step of the scene and routing
 752 in WVRN to obtain potential reflection paths; generating
 753 the IPC-based PEs and the corresponding control modules
 754 to achieve real-time ray-tracing platform on FPGAs. With
 755 the help of the IPC algorithm proposed in this article, the
 756 FPGA-implemented ray-tracing platform is validated to greatly
 757 parallelize the process of deriving the reflection paths, improve
 758 the ray-tracing speed while increasing the computational
 759 accuracy, and realize an assistance platform for environmental
 760 awareness of wireless communications demanding to complete
 761 the ray tracing in milliseconds. Although the ray-tracing
 762 accuracy and speed have been improved by FPGAs, there
 763 are still shortcomings, such as the geometric processing
 764 in the workflow, is very time-consuming and the resource
 765 utilization of RTL modules should further be optimized,
 766 etc., which will continue to be improved in subsequent
 767 work.

REFERENCES

768

- [1] W. Jiang, B. Han, M. A. Habibi, and H. D. Schotten, "The road towards 6G: A comprehensive survey," *IEEE Open J. Commun. Soc.*, vol. 2, pp. 334–366, 2021. 769
- [2] A. Ichkov, P. Mähönen, and L. Simić, "Is ray-tracing viable for millimeter-wave networking studies?" in *Proc. IEEE 31st Annu. Int. Symp. Pers., Indoor Mobile Radio Commun.*, 2020, pp. 1–7. 770
- [3] A. W. Mbugua, Y. Chen, L. Raschkowski, L. Thiele, S. Jaeckel, and W. Fan, "Review on ray tracing channel simulation accuracy in sub-6 GHz outdoor deployment scenarios," *IEEE Open J. Antennas Propag.*, vol. 2, pp. 22–37, 2021. 771
- [4] M. U. Sheikh, R. Jäntti, and J. Hämäläinen, "Performance comparison of ray tracing and 3GPP street canyon model in microcellular environment," in *Proc. 27th Int. Conf. Telecommun. (ICT)*, 2020, pp. 1–5. 772
- [5] M. Pang, H. Wang, K. Lin, and H. Lin, "A GPU-based radio wave propagation prediction with progressive processing on point cloud," *IEEE Antennas Wireless Propag. Lett.*, vol. 20, pp. 1078–1082, 2021. 773
- [6] D. Shi, X. Tang, and C. Wang, "The acceleration of the shooting and bouncing ray tracing method on GPUs," in *Proc. 31st Gener. Assem. Sci. Symp. Int. Union Radio Sci. (URSI GASS)*, 2017, pp. 1–3. 774
- [7] S. Kasdorf, B. Troksa, C. Key, J. Harmon, S. Pasricha, and B. M. Notaroš, "Parallel GPU optimization of the shooting and bouncing ray tracing methodology for propagation modeling," *IEEE Trans. Antennas Propag.*, vol. 72, no. 1, pp. 174–182, Jan. 2024. 775
- [8] Z. Yun and M. F. Iskander, "Ray tracing for radio propagation modeling: Principles and applications," *IEEE Access*, vol. 3, pp. 1089–1100, 2015. 776
- [9] Z.-Y. Liu and L.-X. Guo, "A quasi three-dimensional ray tracing method based on the virtual source tree in urban microcellular environments," *Prog. Electromagn. Res.*, vol. 118, pp. 397–414, 2011. 777
- [10] S. Hu, L.-X. Guo, and Z.-Y. Liu, "A fast ray-tracing algorithm for rugged terrain," in *Proc. Cross Strait Quad-Reg. Radio Sci. Wireless Technol. Conf. (CSQRWC)*, 2019, pp. 1–3. 778
- [11] S. Hussain and C. Brennan, "An intra-visibility matrix based environment pre-processing for efficient ray tracing," in *Proc. 11th Eur. Conf. Antennas Propag. (EUCAP)*, 2017, pp. 3520–3523. 779
- [12] S. Hussain and C. Brennan, "Efficient preprocessed ray tracing for 5G mobile transmitter scenarios in urban microcellular environments," *IEEE Trans. Antennas Propag.*, vol. 67, no. 5, pp. 3323–3333, May 2019. 780
- [13] S. Hussain and C. Brennan, "A dynamic visibility algorithm for ray tracing in outdoor environments with moving transmitters and scatterers," in *Proc. 14th Eur. Conf. Antennas Propag. (EuCAP)*, 2020, pp. 1–5. 781
- [14] Q.-Y. Zhou, J. Park, and V. Koltun, "Open3-D: A modern library for 3-D data processing," 2018, *arXiv:1801.09847*. 782
- [15] S. Ghosh, *Visibility Algorithms in the Plane*. Cambridge, U.K.: Cambridge Univ. Press, 2007. 783
- [16] L. Guibas, J. Hershberger, D. Leven, M. Sharir, and R. Tarjan, "Linear time algorithms for visibility and shortest path problems inside simple polygons," in *Proc. 2nd Annu. Symp. Comput. Geomet.*, 1986, pp. 1–13. 784
- [17] D.-T. Lee and F. P. Preparata, "Euclidean shortest paths in the presence of rectilinear barriers," *Networks*, vol. 14, no. 3, pp. 393–410, 1984. 785
- [18] M. R. Wayahdi, S. H. N. Ginting, and D. Syahputra, "Greedy, a-star, and Dijkstra's algorithms in finding shortest path," *Int. J. Adv. Data Inf. Syst.*, vol. 2, no. 1, pp. 45–52, Feb. 2021. [Online]. Available: <http://ijadis.org/index.php/ijadis/article/view/greedy-a-star-and-dijkstras-algorithms-in-finding-shortest-path> 786
- [19] P. Brucker, *Scheduling Algorithms*. Berlin-Heidelberg, Germany: Springer, 2013. 787
- [20] E. Anand and R. Panneerselvam, "Literature review of open shop scheduling problems," *Intell. Inf. Manage.*, vol. 7, no. 1, p. 33, 2015. 788
- [21] G. Campos Ciro, F. Dugardin, F. Yalaoui, and R. Kelly, "Open shop scheduling problem with a multi-skills resource constraint: A genetic algorithm and an ant colony optimisation approach," *Int. J. Prod. Res.*, vol. 54, no. 16, pp. 4854–4881, 2016. 789
- [22] S. Choi, Q.-Y. Zhou, and V. Koltun, "Robust reconstruction of indoor scenes," in *Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR)*, 2015, pp. 5556–5565. 790
- [23] A. Handa, T. Whelan, J. McDonald, and A. Davison, "A benchmark for RGB-D visual Odometry, 3-D reconstruction and SLAM," in *Proc. IEEE Int. Conf. Robot. Autom.*, Hong Kong, China, 2014, pp. 1524–1531. 791