# Page Type-Aware Full-Sequence Program Scheduling via Reinforcement Learning in High Density SSDs

Jun Li<sup>®</sup>, Zhigang Cai<sup>®</sup>, Balazs Gerofi, Member, IEEE, Yutaka Ishikawa, Member, IEEE, and Jianwei Liao<sup>®</sup>

Abstract—Full-sequence program (FSP) can program multiple <sup>2</sup> bits simultaneously, and thus complete a multiple-page write 3 at one time for naturally enhancing write performance of high 4 density 3-D solid-state drives (SSDs). This article proposes an 5 FSP scheduling approach for the 3-D quad-level cell (QLC) SSDs, 6 to further boost their read responsiveness. Considering each FSP 7 operation in QLC SSDs spans four different types of QLC 8 pages having dissimilar read latency, we introduce matching four 9 pages of application data to the suited QLC pages and flush 10 them together with the one-shot program of FSP. To this end, we 11 employ reinforcement learning to classify the (cached) application 12 data into four categories on the basis of their historical access 13 frequency and the associating request size. Thus, the frequently 14 read data can be mapped to the QLC pages having less access 15 latency, meanwhile the other data can be flushed onto the slow 16 QLC pages. Then, we can group four different categories of data 17 pages and flush them together into a four-page unit of 3-D QLC 18 SSDs with an FSP operation. In addition, a proactive rewrite 19 method is also triggered for grouping the hot read data with the 20 cached data to form an FSP unit. Through a series of emulation 21 tests on several realistic disk traces, we show that the proposed 22 mechanisms yields notable performance improvement on the read 23 responsiveness.

Index Terms—3-D NAND flash, full-sequence program (FSP),
 quad-level cell (QLC), read performance, reinforcement learning
 (RL), scheduling.

#### I. INTRODUCTION

27

AND flash memory-based solid-state drives (SSDs) have been widely employed in smartphones, laptops, and data

Manuscript received 6 August 2024; accepted 10 August 2024. This work was supported in part by the Natural Science Foundation Project of CQ CSTC under Grant 2022NSCQ-MSX0789, and in part by the Opening Project of State Key Laboratory for Novel Software Technology under Grant KFKT2024B47. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Jianwei Liao.*)

Jun Li and Zhigang Cai are with the College of Computer and Information Science, Southwest University, Chongqing 400715, China (e-mail: lijun951111@gmail.com; czg@swu.edu.cn).

Balazs Gerofi is with the Supercompute Platforms Group, Intel Corporation, Santa Clara, CA 95054 USA, and also with the High Performance Artificial Intelligence Systems Research Team, RIKEN Center for Computational Science, Kobe 650-0047, Japan (e-mail: balazs.gerofi@intel.com).

Yutaka Ishikawa is with the Information Systems Architecture Science Research Division, National Institute of Informatics, Chiyoda 101-8430, Japan (e-mail: yutaka ishikawa@nii.ac.jp).

Jianwei Liao is with the College of Computer and Information Science, Southwest University, Chongqing 400715, China, and also with the State Key Laboratory for Novel Software Technology, Nanjing University, Nanjing 210093, China (e-mail: liaojianwei@il.is.s.u-tokyo.ac.jp). 
 Iow
 Threshold Voltage (V<sub>th</sub>)
 high

 Er
 P1
 P2
 P3
 P4
 P5
 P6
 P7
 P8
 P9
 P1A
 P13
 P14
 P13
 P13
 P14
 P13
 P14
 P13
 P14
 P13
 P14
 P13
 P14
 P14

Fig. 1. Four-step programming and read procedures in QLC NAND flash [16], [46], and the read latency of different types of QLC page is referred to [11] and [36].

centers [1], [2], [3]. Thanks to the cell density development 30 and 3-D stacked technology, 3-D high density SSDs become 31 a mainstream in the market [4], [5], [6]. For example, modern 32 3-D quad-level cell (QLC) can store up to 4-bits information 33 per cell, and with 128 layers or even 176 layers [7], [8]. 34 Although high density SSDs can greatly contribute to the 35 reduction of per unit price, the program (write) latency 36 significantly prolongs, due to the fact that the small-sized 37 high density cells must store more cell states to hold more information, leading to narrow margins for distinguishing 39 between these states. 40

To accelerate the degraded program throughput in high 41 density SSDs, the full-sequence program (FSP) mechanism 42 is advanced for the high density flash memory [9]. It can 43 program multiple bits simultaneously, and thus complete a 44 multiple-page write at one time [10], [11]. As seen in Fig. 1, 45 FSP can synchronously write four *data pages* to four *QLC* 46 *pages*<sup>1</sup> with one program operation, so it can speed up write 47 throughput by up to  $4 \times$  in OLC SSDs [16]. In fact, the flash 48 memory vendors, such as Toshiba [12] and Hynix [13] have 49 already enabled the advanced FSP functionality in their SSD 50 products, to enhance programming efficiency. 51

When scheduling an FSP operation, it couples multiple data pages from the buffered data in the dynamic random access memory (DRAM) cache of SSDs, by following the cache management policies, such as first input first output (FIFO) and least recently used (LRU). However, grouping the data

Digital Object Identifier 10.1109/TCAD.2024.3444718

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

<sup>&</sup>lt;sup>1</sup>In this article, we use the term of the *data page* representing the application data that is buffered in the SSD cache with an SSD page size, and utilize the term of the *QLC* or *SSD page* indicating a basic storage cell of QLC SSDs.

<sup>57</sup> pages in a sequential order and flushing them onto the flash <sup>58</sup> cells with an FSP operation may degrade the read performance. <sup>59</sup> Wu et al. [35] proposed logical address distance-aware FSP <sup>60</sup> scheduling for efficiently utilizing internal parallelism of SSD <sup>61</sup> channels, after observing that read access exhibits a sequential <sup>62</sup> feature. Specifically, they utilize 5% of the internal DRAM <sup>63</sup> cache as the write back cache, and then group the application <sup>64</sup> data that do not have adjacent addresses into a storage <sup>65</sup> unit for each FSP operation, for improving the read access <sup>66</sup> parallelism.

<sup>67</sup> More specifically, a read access toward an SSD page mainly <sup>68</sup> consists of two parts of latency, i.e., page read time and error <sup>69</sup> correction code (ECC) decoding time. Apart from the fixed <sup>70</sup> decoding time, each FSP storage unit has four QLC pages on <sup>71</sup> the flash arrays, including a least significant bit (LSB) page, <sup>72</sup> a central LSB (CLSB) page, a central most significant bit <sup>73</sup> (CMSB) page, and a most significant bit (MSB) page, with <sup>74</sup> varied read access latency. As the example demonstrated in <sup>75</sup> Fig. 1, the latency of the LSB page that is the fastest QLC <sup>76</sup> page, is  $90\mu$ s, but it takes  $180\mu$ s to read the slowest QLC <sup>77</sup> page (i.e., the MSB page), which is 2 × latency of reading <sup>78</sup> the LSB page [36].

<sup>79</sup> On the other side, real-world applications commonly have <sup>80</sup> varied read frequencies on different parts of their data. Thus, <sup>81</sup> we argue that the one-shot program of FSP indiscriminately <sup>82</sup> groups multipage data and flushes them together onto an FSP <sup>83</sup> storage unit that has four types of QLC pages, must impact <sup>84</sup> the performance of the read accesses.

To our knowledge, no existing work focuses on intelligently ge grouping user data based on their access feature, and mapping them onto the suited SSD pages in FSP scheduling. To address this issue and further optimize the read performance in FSP-supported QLC SSD devices, we propose a new FSP scheduling approach, by using reinforcement learning (RL) to this end. In brief, this article makes the following contributions.

1) We propose a delayed rewarding-enabled RL model, to 93 classify the best-fit type of the QLC page for a given 94 data page, by considering factors of the historical access 95 frequency and the associated request size. To support 96 the feature of delayed rewarding of the RL model, 97 we introduce a new *q*-table design, called as across-98 episode q-table. Instead of an unique q-value, each 99 element of the *q*-table consists of two values, including 100 the active and shadow q-value, used for, respectively, 101 making decisions in the current episode and updating in 102 the next episode. 103

2) We group four pages of the user data in the DRAM
cache of QLC SSDs by basically following the LRU
manner, on the basis of the outputs of RL. Then, it can
evict the grouped four data pages from the DRAM
cache, and simultaneously program them onto the suited
QLC pages with an FSP process.

3) We proactively trigger the rewrite operation for relocating the hot read data that were originally mapped in slow pages. It treats such hot read data as to-be-written data and puts them into the tail of the LRU list. After that, these hot read data can be grouped with in-cache write data, and to be flushed together with an FSP operation.

4) We offer comprehensive evaluation on several disk traces <sup>116</sup> of real-world applications. As measurements indicate, <sup>117</sup> our proposal can increase the read accesses on the <sup>118</sup> fastest QLC pages (i.e., LSB pages) by 2.5 × and <sup>119</sup> thus improve read performance by 36.1% on average, <sup>120</sup> compared to the state-of-the-art methods. <sup>121</sup>

## II. BACKGROUND AND MOTIVATION

122

123

## A. Background Knowledge

*1) SSD Background and FSP:* The basic read/write unit of 124 SSDs is the flash page, and a large I/O request of the user 125 application must be split into multiple page-size data segments 126 (i.e., data pages) [14]. Because the SSD device does not allow 127 *in-place update*, the update operation is completed by flushing 128 the new data on another flash page, indicating the original 129 data page will be marked as invalid. To this end, SSD devices 130 incorporate the flash translation layer (FTL), which maintains 131 a page-level mapping table to record the mapping relationships 132 between the logic page addresses of the user requests and the 133 physical page addresses on underlying flash arrays [24]. 134

Furthermore, FTL supports garbage collection (GC) [15], <sup>135</sup> which is used to reclaim the space occupied by the invalid data <sup>136</sup> (i.e., outdated pages) caused by the out-place updates, when <sup>137</sup> the available capacity of SSD becomes lower than a predefined <sup>138</sup> threshold. Since, each SSD block affords a limited number <sup>139</sup> of erases, SSD devices commonly utilize a DRAM cache for <sup>140</sup> buffering the part of the frequently accessed user data, to avoid <sup>141</sup> the flush operations on the SSD blocks and extend the lifetime <sup>142</sup> of the SSD devices. <sup>143</sup>

More importantly, QLC flash stores four bits of information 144 in each cell, thus increasing the capacity of the SSD blocks. 145 Specifically, each QLC block has many four-type pages, 146 including LSB pages, CLSB pages, CMSB pages, and MSB 147 pages, and the number of each type of pages is equivalent. 148 The issue is that the different types of SSD pages have the 149 same capacity but dissimilar read latency. 150

The FSP approach programs multiple data pages in a <sup>151</sup> word line at a time, such as four data pages for the QLC <sup>152</sup> SSDs, to allow the fast programming speed in high density <sup>153</sup> SSDs [35], [36]. In this article, we study organizing four pages <sup>154</sup> of the user data matching the types of four QLC pages, and <sup>155</sup> programming them as an unit simultaneously into QLC flash <sup>156</sup> with FSP. <sup>157</sup>

2) Reinforcement Learning: Different from the most 158 machine learning and deep learning approaches, the RL 159 method is a lightweight machine learning model. It incurs 160 low space and computational overhead, e.g., requiring a few 161 KBs of memory and less than 0.31% of I/O processing 162 time in the experiment that will be detailedly described in 163 Section IV-D3, as it merely maintains and updates a *q-table* 164 to associate the states with the actions (in the Q-learning 166 cases). We use it as an online model without offline training 166 in advance that the other classification models need, e.g., 167 the existing artificial neural network (ANN) model. Because 168 the RL model has the feature of an online model, it can 169 learn the specific rule. However, the other offline classification 170 model can only learn an universe one without updating on the 171 workloads. As a result, the RL model has been successfully 172



Fig. 2. Read access distribution of different levels of access frequency after running the selected block I/O traces.



Fig. 3. Access distribution of the hottest read addresses after running the selected I/O traces. In which, the values of read bars represent the ratios of the read count on the top 25% hottest read addresses to the read count on all read addresses, whereas those of blue bars stand for the ratios of read counts for LSB pages dividing that of all pages.

<sup>173</sup> applied to the resource-limited SSD devices, for guiding the <sup>174</sup> GC scheduling [28], read refreshing scheduling [29], and other <sup>175</sup> aspects [31], [32], [33], [34].

Especially, Q-learning is a widely used model-free RL algorithm, to learn the value of an action in a particular transition to the the transition of the state [21]. To this end, it holds a data structure of the *q-table* and their values are referred to as the *q-values*, corresponding pairs of state and action, for directing the best-fit action the according to the given state in the future.

## 182 B. Motivations

We replayed 30 block I/O traces of real-world applications that are from *Microsoft Research Cambridge* [26] and *Alibaba cloud* [27], and then recorded the read access frequency of different parts of the data. Fig. 2 shows the distribution results of varied read frequencies of the data, and the frequency setting is referred to [17]. In cases of the most block I/O traces, some pieces of the data are intensively read, while the others are not. This fact verifies that the phenomenon that different parts of application data endure varied read accesses at different phases are common.

Moreover, we collected the distribution of reads on the top 25% frequently (hot) read pages and the fastest QLC pages (i.e., LSB pages). The experiments were conducted on the 2 MB cache setting, and the other SSD-related experiment settings and the detailed specifications of selected traces will be described in Section IV-A. As seen in Fig. 3, the read access to the top 25% of the frequently read addresses accounts for a major part of the total read accesses with 82.2% on



Fig. 4. High level overview of the proposed FSP scheduler implemented in QLC SSD devices.

average. This ratio represents the best-case scenario, where <sup>201</sup> all these data can be read from the fastest QLC pages. The <sup>202</sup> ratio of LSB page reads to all the reads is, however, only <sup>203</sup> around 25%. That is to say, there is room for optimization on <sup>204</sup> allocating the hot read data to the suitable type of the SSD <sup>205</sup> pages. <sup>206</sup>

Such observations motivate us to group the data pages <sup>207</sup> having different levels of read hotness into a storage unit of <sup>208</sup> FSP (i.e., four-page data), corresponding to the read latency of <sup>209</sup> four types of pages of QLC SSDs. After that, we can commit <sup>210</sup> the unit of four data pages to four types of QLC pages with an <sup>211</sup> FSP operation. Consequently, the read performance of SSDs <sup>212</sup> can be significantly enhanced, as the hottest read data are <sup>213</sup> preferably kept on the fastest QLC pages. <sup>214</sup>

## III. RL-BASED FSP SCHEDULING

#### A. Overview

215 216

Fig. 4 demonstrates the high-level overview architecture of <sup>217</sup> the proposed FSP scheduling scheme. First, the FTL of SSD <sup>218</sup> takes charge of serving host requests. In which, our proposed <sup>219</sup> method takes charge of dispatching the four cached pages <sup>220</sup> as an FSP unit, when it needs to evict the data and makes <sup>221</sup> room for the new data in the SSD cache. In our design, <sup>222</sup> we introduce a component of the FSP scheduler running at <sup>223</sup> FTL, that consists of three modules of *Agent, Group*, and <sup>224</sup> to categorize the cached data pages of applications into four <sup>226</sup> types, according to the factors of the read hotness, the data <sup>227</sup> size, and the size of the relevant request that initially writes <sup>228</sup> the data page. *Group Module* couples four data pages that have <sup>229</sup> different categories to form a storage unit, so that it can be <sup>230</sup>



Fig. 5. Framework of online training-based RL in our proposal of FSP scheduling.

<sup>231</sup> flushed onto the QLC pages with an FSP operation. Note that, <sup>232</sup> Agent and Group Modules are activated when evicting the FSP <sup>233</sup> units of the user data pages from the data cache, and *Rewrite* <sup>234</sup> Module is activated when the hot read data are retrieved from <sup>235</sup> the slow pages. Specifically, *Rewrite Module* primarily aims <sup>236</sup> to proactively redistribute some hot read data to the fast pages <sup>237</sup> by utilizing the functionalities of both the *Agent* and *Group* <sup>238</sup> Modules.

Besides, the native functionality of cache management running at FTL is modified for supporting the newly proposed FSP scheduling approach. To be specific, a fixed ratio of tail data pages in the LRU list of the cached data pages instead of only four tail data pages, are treated as the evicted candidates, when grouping a four-page FSP unit needed by *Group Module*.

## 245 B. Agent Module: RL-Based Classification

The basic idea is to utilize the RL model categorizing data 246 247 pages and then recommending four of them to be flushed <sup>248</sup> together with an FSP process, for better matching four QLC 249 pages that have different read latency, in an FSP storage unit. Fig. 5 illustrates the framework of RL, and it shows the 250 251 interaction between the Agent (the FSP scheduler in our 252 context) and Environment (QLC NAND SSDs in our context). 253 As seen, Agent maintains a data structure to make the best-254 fit decisions (e.g., Action  $A_t$ ). Then, it needs iterating and <sup>255</sup> updating the corresponding values of the data structure accord-256 ing to the future reward (i.e., Reward  $R_t$ ), in the learning process. Note that, in this work, the feature of online training 257 RL makes it possible to approximate the optimal policies 258 in with not much overhead. This section mainly describes our 259 260 RL implementation, including action, state, reward, and other 261 details.

Actions: The available selections for the Agent in the RL model. The purpose of our RL-based model is to determine the type of data pages, corresponding to the four types of QLC pages. Consequently, Actions are set consisting of LSB, CLSB, CMSB, and MSB.

States: The observations related to action decisions from the *Environment* in the RL model. Considering the basic granularity of I/O scheduling inside SSDs is the data page, we define states in the RL model associating with the given data page. In the context of our RL-based model, the states are the current situations of the cached data pages, which are the candidates of FSP scheduling, to be classified into four categories. Besides, the historical access information of the data pages is crucial for accurate classification. Thus, we consider the following three aspects when defining the states.

- The short-term and long-term history information of 277 access frequency on the data page should be considered 278 first. Specifically, the long-term access frequency is cat-279 egorized into four states, as analysed in the observation 280 of Section II-B, namely, 0 and 1, 2 and 3, 4 and 281 5, and >5. Meanwhile, the short-term access frequency, 282 is determined by whether or not the data page has been 283 accessed. In our design, the long-term information refers 284 to the accumulated read count of histories, while the 285 short-term one is based on the page read in the recent 286 episode. In brief, 2 bits plus 1 bit are, respectively, used 287 to record the long-term and short-term information. 288
- 2) Apart from read requests that need accessing the data <sup>289</sup> saved in QLC pages, the small update (write) requests <sup>290</sup> expect fetching the original data from the SSD pages <sup>291</sup> as well, and such update operations are called as read-<sup>292</sup> modify-writes (RMWs) [22]. Thus, the size information <sup>293</sup> is also referred to as a factor when defining the states. <sup>294</sup> Considering the small size of the I/O request and page-<sup>295</sup> level application data may require the update operation <sup>296</sup> with RMW, we define a small I/O request if the size <sup>297</sup> is not larger than one page; otherwise, the request is <sup>298</sup> defined as a large one. <sup>299</sup>
- 3) The type of QLC page that holds the data associating 300 with the previous write operation on the same logical 301 page address can be divided into four states (i.e., four 302 types of QLC pages; to record this information, we use 303 2 bits to represent the LSB, CLSB, CMSB, and MSB 304 page, by referring to the previous action of classifying 305 the type of the data page. For example, data with the 306 page address 368 was ever flushed into the MSB page 307 before it re-entered the DRAM cache. We record this 308 information in the page address 368 as 11. Note that, 309 if the pages of data are the new data that first appear, 310 we set this information as the LSB page (i.e., 00) in 311 default.

In summary, we define four groups of the long-term access <sup>313</sup> frequency, two types of the short-term access frequency, two <sup>314</sup> kinds of the size of I/O requests, two categories of the size <sup>315</sup> of page-level data chunks, and four page types of previous <sup>316</sup> write request on the same logical page address. That is, we <sup>317</sup> have  $4 \times 2 \times 2 \times 2 \times 4 = 128$  states in total in our <sup>318</sup> RL-based model. <sup>319</sup>

Rewards: The feedback from the Environment after specific 320 actions have been completed regarding the given states. In the 321 context of FSP scheduling, the reward cannot be well defined 322 as instant feedback, since the read requests on the current 323 data page may not immediately occur. Thus, we propose a 324 method of delaying reward updates during the training process. 325 To this end, an across-episode q-table (will be described 326 later) is designed to effectively support this functionality. 327 First, it randomly explores the rule of the state-action in the 328 first episode, and each episode is set as 1000 steps/actions 329 in this article, by also referring to [28] and [29]. Next, it 330 observes the data pages committed to the QLC pages in the 331 previous episode. After that, the feedback can be given for 332 updating the RL policy with relative rewards in the following 333 episode. 334



Fig. 6. Q - table design that supports the feature of delayed rewarding in our scenario of the RL model. Each element of the state-action pair consists of two q - values (the active and shadow q - value) for separately supporting decision making and periodically q - value renewing. There are three kinds of operations on our q - table: **O**search the active q-value based on the current state and then make a decision on the page type for the data page; **O**update the shadow q-value for the state-action pair, according to the delayed reward; and **O**renew all active q-values by copying relevant shadow q-values, after starting a new episode. Note that, we only present two states in the figure for illustration simplicity.

Specifically, we use the Q-learning implementation in our Base RL model, and the q function is the rule of updating q-value, Base as defined in

<sup>338</sup> 
$$Q'(S_t, A_t) = (1 - \alpha)Q(S_t, A_t) + \alpha [r + \gamma Q(S_{t+1}, A_{t+1})]$$
 (1)

<sup>339</sup> where  $Q(S_t, A_t)$  and  $Q(S_{t+1}, A_{t+1})$  are, respectively, the value <sup>340</sup> in *q*-table when the action  $A_t/A_{t+1}$  is taken at the state <sup>341</sup>  $S_t/S_{t+1}$  and time t/t + 1. Specifically, in the left-hand side of <sup>342</sup> (1),  $Q'(S_t, A_t)$  represents the new *q*-value after updating. In <sup>343</sup> addition, the parameters of  $\alpha$  and  $\gamma$  are the step size and the <sup>345</sup> addition, the parameters of  $\alpha$  and  $\gamma$  are the step size and the <sup>346</sup> discount factor, which are set as the typical values, i.e., 0.3 <sup>345</sup> and 0.8 [20], [28]. The parameter of *r* means the reward, and <sup>346</sup> the reward function is correspondingly given the feedback of <sup>347</sup> read accesses in the next episode. According to the parameters <sup>348</sup> above in (1), the new  $Q'(S_t, A_t)$  can be updated, by referring <sup>349</sup> to the old *q*-value  $Q(S_t, A_t)$ , and the rewards that include the <sup>350</sup> reward *r* and the policy decision  $Q(S_{t+1}, A_{t+1})$  in next time <sup>351</sup> point *t*+1. The updated time point is the next time period after <sup>352</sup> the decision occurs (will be detailedly described in Fig. 6).

On the one hand, the reward of our design of the RL model 353 354 is defined, on the basis of the access information of different 355 types of the data pages. Specifically,  $\pm 1, \pm 0.5, \pm 0.5$ , and  $\mp 1$  are, respectively, used to reflect the LSB, CLSB, CMSB, 356 <sup>357</sup> and MSB page is accessed or not in the next episode. On the 358 other hand, the factor of I/O response time is also considered when deciding the reward [28], [29]. While the response time 359 <sup>360</sup> of the current read request (normalized to the unit of 1 KB) lower than the 70th, 90th, and 99th percentiles of the 361 is <sup>362</sup> normalized completion time of all the historical read requests,  $_{363}$  the reward r will be, respectively, set as 1, 0.5, and 0, for 364 giving positive feedback to the RL policy. Otherwise, it will  $_{365}$  be given a negative value of -1 [29]. In the end, we sum these <sup>366</sup> two parts as the final reward, for iteratively updating *q*-table. To support the functionality of delaying reward update in 367 368 our RL-based model, we propose a new design of across-<sup>369</sup> episode q-table, as shown in Fig. 6. In which, each entry (i.e., 370 a state-action pair) keeps two values of the active q-value and 371 the shadow q-value. The active q-value is used to determine  $_{372}$  the action based on the current state  $S_t$  in the current episode, 373 and the shadow q-value is used to reflect the real-time value 374 of the state-action pair with delayed rewarding.

Algorithm 1: RL-Based Decision in FSP Scheduling
Input: States for four pages, State-action pairs in the previous episode
Output: A<sub>t</sub>
1 Initialize q table as an empty set;
2 Function q\_table(S)
3 Random ζ between 0 to 99;

- 4 **if**  $(\zeta < \epsilon)$  then
  - Return random action;
  - else

```
Return \operatorname{argmax}(Q(S));
```

**8** if episode < 4 then

```
9 \epsilon = 80;
```

10 else

5

6

7

11  $\epsilon = 1;$ 

```
12 A_t = q_{table}(S_t);
```

13 /\*Update q-table from 2nd episode\*/

14 if episode > 0 then

- 15 r = reward(lpn.p);
- 16  $Q' = r + \gamma Q(S_{p+1}, A_{p+1});$

17 
$$Q'(S_p,A_p) = (1 - \alpha) Q(S_p,A_p) + \alpha Q'$$

## 18 if new episode then

19 Copy active q\_values to shadow q\_values;

As seen, in the step of ①, it first searches the *q*-table with <sup>375</sup> the state of  $S_t$ , and all *active q*-values associating with State <sup>376</sup> O (i.e., Row #0 in the figure) should be retrieved. Assuming <sup>377</sup> that,  $Q(S_t, A_t)$  is the maximum value associated with State <sup>378</sup> O, the corresponding action of CLSB is decided. In the step <sup>379</sup> of ②, the *q*-table refines the shadow *q*-values with delayed <sup>380</sup> rewarding. Note that, *p* and *t* represent the same offset of step <sup>361</sup> in the previous episode and the current episode, and when <sup>382</sup> the used to update the  $Q(S_p, A_p)$  based on (1). When a new <sup>384</sup> episode starts, it copies the corresponding shadow *q*-values to <sup>385</sup> the *active q*-values that is called episode renewing, to avoid <sup>386</sup> the interference of determining actions and updating rewards, <sup>387</sup> as illustrated in the step of ③.

For clearly illustrating the workflow of the proposed <sup>389</sup> RL-based classification model, Algorithm 1 shows the implementation details. First, the proposed *across-episode q-table* <sup>391</sup> is initialized as all zeros, shown in line 1. Lines 2–7 show <sup>392</sup> the *q-table* decision policy. Specifically, the basic principle is determining the corresponding action having the maximum <sup>394</sup> *q-value* in *q-table* under the specific state, when the random <sup>395</sup> value  $\zeta$  is lower than  $\epsilon$ ; otherwise, it aggressively determines <sup>396</sup> the actions by the random strategy. In order to construct a <sup>397</sup> stable *q-table*, we randomly select the actions by utilizing  $\epsilon$ - <sup>398</sup> greedy initialization in the initial period, and preserving the <sup>399</sup> chance to test the other actions during the remainder of the <sup>400</sup> periods when the decision policy is stable. That is, the first <sup>401</sup>  $4 \times 1000$  actions are randomly selected with a large  $\epsilon$  (80%) <sup>402</sup> and a small  $\epsilon$  (1%) during the remainder of the period [20] <sup>403</sup>



Fig. 7. Illustration on grouping the four page types of data in the case of CMSB does not have the candidate data page.

<sup>404</sup> in our experiments when running the benchmarks, shown in <sup>405</sup> lines 8–11. Then, line 12 is to show the main operation <sup>406</sup> by calling the Function  $q_table(S)$  to determine the action. <sup>407</sup> Lines 14–17 present the process of updating *q*-table based on <sup>408</sup> the defined reward, which has been described in the previous <sup>409</sup> discussions. When a new episode starts, the *active*  $q_values$ <sup>410</sup> should duplicate to the *shadow*  $q_values$ , as seen in lines 18 <sup>411</sup> and 19.

## 412 C. Group Module: FSP Unit Management

This section depicts coupling four pages of cached data to 414 form a storage unit of FSP, on the basis of their best-fit page 415 type, output by the RL-based classification model. We adopt 416 an intuitive solution analysing a fixed number of the cached 417 data pages from the tail of the LRU list, and then select four 418 data pages having varied categories (i.e., *Actions* offered by 419 the RL-based classification model) to build an FSP storage 420 unit, corresponding to the four-type QLC pages.

We emphasize that it needs matching four data pages with four-type QLC pages from the candidate cached data pages, and it also allows selecting the other types of data pages and replacing the missed type of data pages in the candidates, when constructing an FSP storage unit. For example, in the case that the CMSB page does not have a recommended data page, according to the outputs of the RL-based classification model, the data page has the neighboring type (i.e., MSB or CLSB) can be alternatively used, as a part of the FSP storage unit.

Specifically, the RL-based classification model checks the 430 431 fixed ratio of the cached data pages from the tail node, and 432 temporally records the determined actions (i.e., the best-fit type 433 of the QLC page for the data pages). Fig. 7 shows the policy 434 of grouping an FSP storage unit from the cached data pages, 435 on the basis of their actions output by the RL-based model. As 436 seen, we do not have the data page whose determined action CMSB. Then, we need selecting a data page that has a 437 is 438 neighboring action, i.e., the cached data page has either the 439 MSB or the CLSB action. Specifically, our selection rule is to 440 use the data page that has a neighboring action, and is closer 441 to the tail of the cached page list. Finally, we evict four data 442 pages from the cache and flush them together with an FSP 443 operation, when we need cache space for the new data.

#### 444 D. Rewrite Module: Proactive Hot Data Redistribution

It is inevitable that some frequently read accessed data pages are not updated by host I/O requests, while these data tare stored in slow pages (i.e., CMSB and MSB pages). This section introduces a *Rewrite Module*, for proactively placing these data into fast pages. When the data page types of



Fig. 8. Workflow of proactive hot read data with Rewrite Module.

 TABLE I

 Characteristics of the Evaluated SSDs

Parameters	Values	Parameters	Values
Channel size	8	Program latency	1.3ms
Chip size	2	Erase latency	10ms
Plane size	2	LSB read latency	0.09ms
Block per plane	4096	CLSB read latency	0.12ms
Page per block	1024	CMSB read latency	0.15ms
Page size	8KB	MSB read latency	0.18ms
FTL scheme	Page	Erase limit	500
Cache size	2/8/32MB	GC Threshold	5%

the current read request is slow pages, it checks the history 450 information of access frequency that has been described in 451 Section III-B. If the long-term and short-term frequency are, 452 respectively, the highest value (i.e., 11 and 1), it awakes the 453 functionality of the proactive *Rewrite Module*. 454

Fig. 8 shows the workflow of *Rewrite Module* in our FSP 455 scheduler. As seen, it triggers rewriting a hot read data page 456 that was originally stored in a slow flash page, and temporarily 457 loads into the cache as the dirty data. Meanwhile, the data 458 page will be treated as a new tail node in the LRU list. Since, 459 the goal of *Rewrite Module* is to relocate the hot read data to 460 appropriate pages, it calls *Agent* and *Group Module* to group 461 cached data into a to-be-written FSP unit. Note that, the hot 462 data should be temporarily buffered as a to-be-written 463 dirty data if the SSD cache is not full. They hold their location 464 the write data.

## IV. EXPERIMENTS AND EVALUATION

467

468

## A. Experimental Setup

We have performed trace-driven simulation with *SSDsim* 469 [23] to model the 3-D QLC NAND flash-based SSDs. The 470 *SSDsim* simulator has been utilized for several SSD-related 471 optimization researches, such as [32], [35], [36], and [47]. The 472 evaluated SSD parameters are based on [36] with the detailed 473 specifications described in Table I. We have extended *SSDsim* 474 for supporting the FSP scheme, referred to [36]. Dynamic page 475 allocation [35], greedy GC [24], and static wear-leveling [25] 476 are employed by default. 477

SSDs commonly use the DRAM data cache to absorb hot 478 write data for two reasons as follows. 479

- The write latency of the flash memory is around 10 × 480 longer than the read latency, indicating a write hit can 481 lead to more I/O reduction.
- Absorbing more write requests in the data cache can 483 reduce the number of flushing operations to the flash 484 array, thus extending the lifetime of SSDs. 485

TABLE II Specifications on Selected Disk Traces (Ordered by Read Ratio)

Trace	# of Req.	Read ratio	Int. footprint	Int. ratio
stg0	2,030,915	15.2%	4567.8MB	72.3%
ts0	1,801,734	17.6%	52.8MB	9.3%
$src1_2$	1,907,773	25.4%	836.8MB	51.3%
hm0	3,993,316	35.5%	650.0MB	31.3%
ali188	6,198,540	46.6%	29.0MB	2.4%
ali112	3,116,126	63.0%	61.6MB	4.9%
ali735	963,179	70.1%	8.1MB	5.1%
ali121	18,565,868	78.2%	77.4MB	4.5%

<sup>486</sup> Then, we use the DRAM cache as a write cache by <sup>487</sup> default [37], [38], [40]. The varied sizes of DRAM cache <sup>488</sup> range from 2 to 32 MB [39], [42], [48], to evaluate the <sup>489</sup> efficiency of the proposed method under different scales of <sup>490</sup> the SSD cache. In addition, a fixed number of data nodes in <sup>491</sup> the cache list tail is set as 5% of the total number of nodes, <sup>492</sup> referred to [35].

We employed eight commonly used disk traces. 493 Specifically, the first four traces are from the block I/O trace 494 495 collection of *Microsoft Research Cambridge* [26], which have 496 been used as benchmarks in several recent SSD optimized methods [32], [35], [36], [47]. The remaining four recent 497 traces are obtained from Alibaba cloud [27], representing the 498 first 72 data traces. Table II shows the detailed specifications 499 of the block I/O traces. Specially, the metrics of Int. footprint 500 501 and Int. ratio mean the footprint of the hottest read addresses 502 that endure 80% of all the read accesses and the ratio of the <sup>503</sup> corresponding footprint to the total footprint, for reflecting the read *locality* of the benchmarks. 504

In addition, we selected the following comparison counterparts in our evaluation tests as follows.

- Baseline adopts the default scheduling based on the LRU
   replacement policy in the cache management [19]. It
   evicts the final four data pages at the tail of the LRU list
   from the cache and flushes them together with an FSP
   operation.
- <sup>512</sup> Besides, we introduce another baseline that buffers <sup>513</sup> both the read and write data in the cache, labeled as <sup>514</sup> *Baseline-RW*.
- 2) Access frequency-based scheduling, (labeled as 515 Frequency) is based on the work proposed by 516 Lv et al. [44]. It employs the intuitive factor of access 517 frequency as the basis of the page type classification, 518 though it is designed for the traditional four-step 519 programming. 520
- For evaluating *Frequency* in the context of FSP, it groups 521 FSP units with LRU tail nodes, by directly considering 522 the history information of read counts to match the 523 suited QLC page for a specific data page. In addition, 524 the rewrite procedure also groups the to-be-written hot 525 read data with the other three data nodes in the LRU tail 526 list, as an FSP unit, by following an immediate refresh 527 fashion. 528
- <sup>529</sup> 3) Distance-based scheduling (labeled as *Distance*) <sup>530</sup> proposed by Wu et al. [35], groups inconsistent access



Fig. 9. Read performance comparison after running the selected block I/O traces. (a) Cache size: 2 MB. (b) Cache size: 8 MB. (c) Cache size: 32 MB.

addresses into a storage unit of FSP, to maximize the <sup>531</sup> internal parallelism of QLC SSD. In our implementation, <sup>532</sup> the distance threshold is set as half of the page number <sup>533</sup> of the total write back cache, by following the design <sup>534</sup> principle of *Distance* [35]. <sup>535</sup>

4) The RL-based FSP scheduling (labeled as RL) is our <sup>536</sup> proposed method. It utilizes the RL model classifying <sup>537</sup> the type of data pages, and groups four of them that have <sup>538</sup> different types into a storage unit of FSP. For further <sup>539</sup> redistributing the location of hot read data that have been <sup>540</sup> stored in slow flash pages, it proactively groups such hot <sup>541</sup> read data with the cached data as an FSP unit. <sup>542</sup>

#### B. Tests and Benefit Illustration

To measure the validity of the proposed mechanism that 544 aims to boost read access performance by considering the 545 dissimilarity of page types, we use the following metrics in 546 our tests: 1) *I/O latency*, and 2) *read ratio of the fastest QLC* 547 *pages*. 548

*1) I/O Performance:* Reducing the read latency is the <sup>549</sup> primary target of the proposed scheme. Figs. 9 and 10 show <sup>550</sup> the comparison of the normalized read and total I/O latency <sup>551</sup> after running the selected block traces, while the cache sizes <sup>552</sup> are set as 2, 8, and 32 MB. <sup>553</sup>

As seen, our proposed RL approach outperforms the comparison counterparts on the measurements of read response <sup>555</sup> time and total I/O response time. This is because, it can <sup>556</sup> make use of the RL-based policy to find suited types of <sup>557</sup> the page data in a storage unit of FSP. In other words, <sup>558</sup> the RL-based model can learn the rule of grouping what <sup>559</sup> four data pages to corresponding QLC pages, by considering <sup>560</sup> both the read frequency and the size of the data pages and <sup>561</sup>

543



Fig. 10. Comparison of the overall I/O performance after running the selected block I/O traces. (a) Cache size: 2 MB. (b) Cache size: 8 MB. (c) Cache size: 32 MB.



Fig. 11. Comparison of read accesses on LSB pages after running the selected block I/O traces. (a) Cache size: 2 MB. (b) Cache size: 8 MB. (c) Cache size: 32 MB.

<sup>562</sup> relevant requests. Specifically, RL decreases the read latency
<sup>563</sup> by 40.4%, 28.3%, and 38.8%, in contrast to *Baseline*,
<sup>564</sup> *Frequency*, and *Distance*, respectively. Consequently, RL cuts
<sup>565</sup> down the total I/O latency by 27.8%, 17.4%, and 28.2%,
<sup>566</sup> when comparing with three counterparts.

Baseline-RW performs the worst in the most workloads, 567 and this is because Baseline-RW buffers hot read data in the 568 569 cache, which must affect the write performance, since it cannot 570 use all the cache space for efficiently absorbing the write data. When running two read-intensive traces of ali735 and 571 572 ali121, however, we see Baseline-RW does yield attractive 573 I/O performance. For example, in the case of ali735 with the 574 configuration of 32 MB cache size, *Baseline-RW* perform the 575 best. This is because the trace of *ali735* has very intensive 576 read accesses on a limited portion of address space (i.e., the 577 size of its Int. footprint is only 8.1 MB), indicating the 578 major part of the hot read data can be buffered in the data 579 cache. We emphasize that Baseline-RW brings about more 580 flush operations on the flash array and more erase operations, impacting the lifetime of SSDs, which will be presented in 581 Section IV-D2. 582

Another clue is that, the Frequency method improves the 583 <sup>584</sup> read performance by 13.6% on average across three cache 585 configurations in contrast to *Baseline*, since it only considers the factor of historical access frequency information, thus 586 inaccurately directing FSP scheduling. In addition, Distance 587 can only slightly improve the read performance by 1.9% on 588 average, compared to the Baseline. This is due to the fact that, 589 does not take the access feature into consideration, which 590 it offsets the performance gains from the access parallelism. 591

<sup>592</sup> 2) *Read Distribution on Fast Pages:* We further analyse the <sup>593</sup> read access count on the fastest QLC pages after running the selected block I/O traces, which matters the overall I/O latency. <sup>594</sup> Fig. 11 presents the comparison results with four selected FSP <sup>595</sup> scheduling methods. As seen, *Frequency* and RL can increase <sup>596</sup> the read count from the fastest QLC pages (i.e., LSB pages), <sup>597</sup> compared to the *Baseline* scheme. Specifically, *Frequency* and <sup>598</sup> RL increase the read counts from the LSB pages by 1.7 and <sup>599</sup>  $2.9 \times$  on average, respectively. As a result, RL can yield the <sup>600</sup> best I/O performance improvements after running the selected <sup>601</sup> block traces. On the contrary, *Distance* cannot better utilize <sup>602</sup> the LSB pages to response the read requests. Consequently, <sup>603</sup> it limits the read performance improvement that has been <sup>604</sup> analysed in Section IV-B1.

The interesting observation is, the tendency of the increase <sup>606</sup> in the ratio of LSB page reads is similar to that of the reduction <sup>607</sup> in I/O latency. Specifically, in some cases of write-intensive <sup>608</sup> workloads, e.g., *stg0*, *src1\_2*, and *hm0*, RL in contrast to the <sup>609</sup> *Baseline*, can increase the LSB page read count by 75.8% on <sup>610</sup> average, but the increase is limited to 14.9%, compared to <sup>611</sup> *Frequency*. Since, the rewrite module is enabled based on the <sup>612</sup> recent read frequency information, there is a low probability <sup>613</sup> of triggering rewrite operations during the specific episode <sup>614</sup> (window) of such write-intensive workloads. Nevertheless, the <sup>615</sup> good point is that, in these three traces, RL achieves 34.8%, <sup>616</sup> 33.2%, and 33.4% of reductions in read latency, as well <sup>617</sup> as 10.4%, 11.1%, and 14.0% of decreases in I/O latency, <sup>618</sup> compared to *Baseline*, *Frequency*, and *Distance*, respectively. <sup>619</sup>

Another interesting clue is, our proposed method RL can 620 yield the read ratio of 73.1% from LSB pages on average 621 under the three cache settings. Take the 2M setting as an illustration. RL can achieve 71.2% of the read ratio after running 623 the evaluated workloads. This performance is approaching the 624 ratio of 82.2% in the best-case scenario, where all the data 625



Fig. 12. Reward analysis on RL after running the selected block I/O traces. Note that, the unit of the X-axis is an episode, i.e., 1000 steps. (a) trace: stg0. (b) trace: ts0. (c) trace: src1\_2. (d) trace: hm0. (e) trace: ali188. (f) trace: ali112. (g) trace: 735. (h) trace: 121.

<sup>626</sup> from the top 25% most frequently read addresses are allocated <sup>627</sup> on the LSB pages, as observed in Section II-B. This fact <sup>628</sup> illustrates that the proposed method RL can effectively utilize <sup>629</sup> the fastest QLC pages matched with the frequently read data. <sup>630</sup> This is the root cause of the performance benefits from our <sup>631</sup> proposed RL.

## 632 C. Analysis on Reinforcement Learning

This section focuses on the learning process of RL in settings of three cache sizes. Specifically, the average reward ess in each episode is an indicator of the training performance, and the general goal of the *Agent* is to maximize its total cumulative reward.

Fig. 12 shows the average reward in each episode, which is also a metric demonstrating convergence. As seen, it yields a low positive or negative average reward and reveals apparent fluctuations in the first few episodes, but the average reward gradually yields an attractive convergence tendency in the following episodes. For example, in the first 30 episodes of running *ts0*, RL aggressively starts to exploit the decisions and provides further feedback to fix the policy of *q-table* used by *FSP scheduler*. After that, the average reward remains stable. This verifies the policy is trained as a convergence rule, to determine the suitable action for each specific state, in our RL scenario.



Fig. 13. Comparison of the read/write cache hit ratio after running the selected block I/O traces. (a) Buffer size: 2 MB. (b) Buffer size: 8 MB. (c) Buffer size: 32 MB.

#### D. Overhead Analysis

This section depicts overhead analysis on cache use efficiency, erase count, as well as time and space consumption. 652

1) Cache Use Efficiency: The DRAM data cache inside 653 SSDs is used to minimize the I/O latency by absorbing the 654 read/write requests on the frequently accessed data, on the 655 basis of the principle of data locality. To evaluate whether 656 the proposed method affects cache use efficiency or not, we 657 record the results of cache hit ratios, with configurations of 658 three cache sizes after running all the evaluated benchmarks. 659 Fig. 13 presents the relevant results. 660

Obviously, *Baseline-RW* can greatly improve the read hit  $_{661}$  ratio, but yields the worst write hit ratio. This fact verifies the  $_{662}$  read/write data cache can contribute to more read hits, but it  $_{663}$  impacts the number of write hits. Note that, the write latency  $_{664}$  of the flash memory is around  $10 \times$  more than the read latency,  $_{665}$  and *Baseline-RW* shows the worst I/O performance when  $_{666}$  running the most of selected benchmarks, as the previously  $_{667}$  described in Section IV-B1.



Fig. 14. Number of erase operations induced by GC after running the selected block I/O trace. (a) Buffer size: 2 MB. (b) Buffer size: 8 MB. (c) Buffer size: 32 MB.

The most important thing is that, our RL method shows a similar level of cache use efficiency as the *Baseline* method. That is to say, our method does not pose a noticeable impact on the metric of cache use efficiency. Note that, the read performance gain of the proposed approach primarily benefits from the effective alignment with the four types of QLC pages, that is, more frequently read data can be served by LSB pages that exhibit the lowest read latency.

*Erase and Lifetime Statistics:* We use the metric of erase *Erase and Lifetime Statistics:* We use the metric of erase *G78* count induced by GC to reflect the endurance of the SSD. *Fig.* 14 reports the result of erase numbers after running the *Selected traces, when implementing different FSP scheduling methods under varied cache settings.*

As discussed, Baseline-RW yields the least number of write 682 683 hits in the cache, resulting in an average increase of 2.2 in terms of the erase count. In addition, Fig. 14 shows 684 Х 685 that *Frequency* brings about more erase operations by 7.6% average, compared to Baseline. On the one hand, the 686 on Frequency mechanism aggressively triggers rewrite operations 687 688 for the hot read data, since it only holds the recent frequency information whose trigger condition is less stringent than that 689 of our proposed mechanism. On the other hand, it fails to 690 691 smartly guide the matching between the cached data and 692 QLC page types, thereby further increasing the number of <sup>693</sup> subsequently triggered rewrite operations.

RL slightly increases the erase number by 2.5% on average, compared to the *Baseline*. This is because it only groups candidates of the evicted data pages from a limited number of tail pages in the cache, which negligibly impacts cache use efficiency, as well as the measure of erase count. In addition, it can successfully direct FSP scheduling to the appropriate pages, which also limits the erase number induced to the subsequent rewrites.



Fig. 15. Time overhead after running the selected traces with advanced FSP scheduling methods of *Frequency*, *Distance*, and RL. (a) Cache size: 2 MB. (b) Cache size: 8 MB. (c) Cache size: 32 MB.

To further explore the impacts of the proposed method on 702 the SSD lifetime, we collect the total amount of the processed 703 write data before the appearance of 5% wear-out blocks inside 704 SSDs [49], [50]. Specifically, we run the selected workloads 705 in a repeated manner until the number of wear-out blocks 706 approaches 5% of all the blocks, and then record the amount 707 of write data. Our proposed RL scheme slightly reduces the 708 lifetime by 0.7% on average, compared to the *Baseline*. 709 We suggest that the static wear-leveling [25] is employed to 710 balance the erase distribution inside SSDs, for boosting the 711 SSD's lifetime. 712

*3) Time and Space Overhead:* Three optimized FSP 713 scheduling approaches need to traverse a fixed 5% of cache 714 data pages (i.e., the candidates of data pages), so that they 715 consume computation time in the process of cache eviction. 716 Considering SSD controllers usually have limited computation 717 power and memory capacity, we use a local ARM-based 718 machine equipped with an ARM Cortex A7 Dual-Core with 719 800 MHz. Fig. 15 shows the comparison results of extra time 720 cost, compared to the *Baseline*. 721

The measurements demonstrate that our proposed method 722 only takes between 1.6E-05% and 0.31% of the total 723 I/O processing time. Obviously, all the three optimized FSP 724 scheduling methods do need more time consumption in 725 the search process, while the number of evicted data page 726 candidates increases with the DRAM cache size varying from 727 2 to 32 MB. Note that, the time overhead is collected 728 in a resource-limited ARM platform that was described in 729 730 Section IV-A. The experimental results in Section IV-B have <sub>731</sub> considered the impact of the time overhead on the I/O latency. It is worth mentioning that our proposed RL approach 732 733 incurs an extra part of the time overhead caused by decision making and policy updating in the RL-based model. However, 734 735 this part of the overhead does not increase as the cache 736 capacity becomes larger. This is because the update process 737 is independent of the cache size, only depending on the size the *q*-table. We suggest that our RL-based FSP scheduling 738 Of scheme does not result in noticeable time overhead, which is 739 740 consistent with the other RL-based optimization methods in 741 SSDs [28], [29], [30], [31].

Our proposed RL method needs to hold the history read 742 743 frequency information, i.e., 1 bit for short-term and 2 bits for 744 long-term access frequency on the data page. It needs 48 MB <sup>745</sup> for simulated 1 TB SSD, while the *Frequency* requires 16 MB. 746 Besides, different from the other FSP scheduling methods that 747 do not need extra data structures, our RL method results in the <sup>748</sup> space overhead. To be specific, RL holds a *a-table* with two 749 types of the *q-values*, to direct FSP scheduling and update the 750 *q-values* based on the rewards from the system environment. They consume 4 KB (= 128 (states) \* 4 (actions) \* 4B (one 752 entry needed for *q-value*) \* 2 (table number)). In addition, 753 the logical addresses of the data pages that are evicted in the 754 previous episode should always be recorded for getting the 755 reward and the read frequency information. Except for the 756 logical addresses, it also requires 1 bit to represent the data is 757 a small I/O request or not, and 2 bits to record the previously <sup>758</sup> written page type. Therefore, it totally requires 2.32 KB (= 1000 (steps in an episode) \* (2B (logical address number) + 3bits)). In summary, RL takes acceptable memory space in 760 761 SSDs for directing the FSP optimization.

762

#### V. RELATED WORK

## 763 A. Reinforcement Learning-Based Optimization

RL is a lightweight method which can make deci-764 sions for the system scheduling without heavy overheads. 765 766 For the internal GC scheduling in NAND-based SSDs, Kang et al. [28] proposed an RL-assisted method for GC to 767 <sup>768</sup> reduce the long-tail latency and ensure the quality of services. Similarly, Li et al. [29] proposed an RL-based scheduling 769 770 on read refresh operations, caused by read disturb errors, 771 for mitigating the negative impacts of normal I/O requests. 772 Fan et al. [30] proposed a Q-learning-based backup strategy to 773 efficiently execute the program by utilizing the residual energy. 774 Pan et al. [31] utilized RL for the cache cleaning on DM-775 SMR, and thus mitigate long-tail latency. These scheduling 776 methods focus on the topic of quality of services, and do 777 internal operations at the suitable time periods based on the 778 RL decisions. In addition, Wu et al. [32] proposed an RL-779 based I/O merging for SSDs. It considers the operations and 780 size of queued I/O requests as the states of RL, and thus 781 fine merging methods can improve the system throughput. 782 Different from these RL-based mechanisms, our proposed 783 method faces the topic of varied read latency of high density 784 SSD pages. Considering the factors of access frequency and 785 size, data pages can be grouped and simultaneously written 806

817

through FSP into specific QLC pages, for yielding better read 786 performance.

## B. FSP Technology-Based Proposals 788

For the purpose of adapting to the software layer manage-789 ment of FSP technology, Wu et al. [35] proposed an FSP-aware 790 data allocation policy for improving the read performance. 791 It considers grouping the data whose access addresses are 792 not adjacent. Then, the internal parallelism can be exploited 793 to yield better read latency. Liu et al. [36] proposed a page 794 allocation scheme in the SSD firmware, which supports the 795 smaller program granularity of the FSP operation, to employ 796 the irregular number of written data pages. It can eliminate the 797 space fragmentation and thus improve the page utilization in 798 the SSD storage system. However, while the FSP operations 799 make the program latency about four page types uniform, 800 the read latency of them has significantly varied values. Our 801 proposal of FSP scheduling considers the dissimilarity of page 802 types, to classify the best fit of the cached data pages, and 803 flush them into specific QLC pages, thus improving the read 804 access performance. 805

#### C. Read-Optimized Scheduling Proposals

For the purpose of speedup the read performance of high <sup>807</sup> density SSDs, Chang et al. [43] proposed a read performance <sup>808</sup> improvement method for the TLC flash memory, by utilizing <sup>809</sup> a list to record the read count, and a bitmap to keep track of <sup>810</sup> recently unread fast pages. Lv et al. [44] introduced a read <sup>811</sup> data hotness identification via an LRU list, and move them to <sup>812</sup> the page having corresponding read latency. However, these <sup>813</sup> methods target the traditional four-step programming routine, <sup>814</sup> and we propose an RL-based scheduling method under the <sup>815</sup> default FSP-enabled 3-D QLC NAND flash-based SSDs. <sup>816</sup>

## VI. CONCLUSION AND FUTURE WORK

This article proposes a page type-aware FSP scheduling, 818 through RL in 3-D QLC SSDs. Our goal is to map the 819 frequently read data to the QLC pages with lower access 820 latency, and flush other data to the slow QLC pages in an 821 FSP operation, for boosting read performance of high density 822 SSDs. To this end, we employ RL to classify the (cached) 823 application data into four categories on the basis of their 824 historical access frequency and the associated request size. 825 After that, we can match four data pages in cache that have 826 different output actions of the RL-based classification model, 827 to the suited QLC pages and flush them together with one- 828 shot program of FSP. In addition, we proactively trigger 829 rewriting the hot read data that was previously stored in slow 830 pages, by grouping it with the cached data as an FSP unit. 831 Experimental results show that our proposal improves the read 832 responsiveness by between 14.2%-62.7%, in contrast to the 833 state-of-the-art methods. 834

Our proposal of RL-based scheduling is initially designed <sup>835</sup> for the SSD devices adopting page-level mapping. In the <sup>836</sup> future, we will further investigate the applicability of our <sup>837</sup> approach in the scenarios of data interleaving across the QLC <sup>838</sup> pages. <sup>839</sup> 840

#### REFERENCES

- R. Micheloni, "Solid-state drive (SSD): A nonvolatile storage system," *Proc. IEEE*, vol. 105, no. 4, pp. 583–588, Apr. 2017.
- [2] J.-W. Im et al., "7.2 A 128Gb 3b/cell V-NAND flash memory with 1Gb/s
   I/O rate," in *Proc. Int. Solid-State Circuits Conf. (ISSCC)*, 2015, pp. 1–3.
- [3] J. Liao, F. Zhang, L. Li, and G. Xiao, "Adaptive wear-leveling in flash-based memory," *IEEE Comput. Archit. Lett.*, vol. 14, no. 1, pp. 1–4, Jan.–Jun. 2015.
- 848 [4] S. Lee et al., "A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory
- with 12MB/s program throughput," in *Proc. Int. Solid-State Circuits Conf. (ISSCC)*, 2018, pp. 340–342.
- [5] C. Chang, "Is 3D NAND the right technology for removable devices?" in *Proc. Flash Memory Summit*, 2017, pp. 1–17.
- [6] T. Hsiao, "3D flash leads to more powerful embedded applications," in *Proc. Flash Memory Summit*, 2017, pp. 1–11.
- "Toshiba and western digital readying 128-layer 3D NAND flash." 2019.
   [Online]. Available: https://www.techpowerup.com/253373/toshiba-and-western-digital-readying-128-layer-3d-nand-flash
- 858 [8] "Micron ships the industry's first 176-Layer QLC NAND." 2022.
   859 [Online]. Available: https://investors.micron.com/news-releases/
- news-release-details/micron-ships-industrys-first-176-layer-qlc-nand volume-and
- [9] H. Maejima et al., "A 512Gb 3b/Cell 3D flash memory on a 96-word-line-layer technology," in *Proc. IEEE Int. Solid-State Circuits Conf.*(*ISSCC*), 2018, pp. 336–338.
- 865 [10] J. K. Kim, "Multipage program scheme for flash memory," U.S. Patent
   9484 097, Nov. 2016.
- 867 [11] C. Kim et al., "11.4 A 512Gb 3b/cell 64-stacked WL 3D V-NAND flash
   868 memory," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2017,
   869 pp. 202–203.
- 870 [12] (Toshiba, Tokyo, Japan). 3D Flash Memory 'BiCS Flash<sup>TM</sup>'. 2024.
- [Online]. Available: https://business.kioxia.com/en-us/memory/bics.html
  [13] "TLC NAND flash toggle," Data Sheet H27QFG8NNM8R BCG V3
  256Gb, SK Hynix, Icheon-si, South Korea, 2016.
- 874 [14] W. Zhang, Q. Cao, H. Jiang, and J. Yao, "PA-SSD: A page-type aware TLC SSD for improved Write/Read performance and storage efficiency," in *Proc. Int. Conf. Supercomput. (ICS)*, 2018, pp. 22–32.
- <sup>876</sup> <sup>177</sup> <sup>177</sup>
- Brown and Strain and
- [16] N. Shibata et al., "13.1 A 1.33 Tb 4-bit/cell 3D-flash memory on a
  96-word-line-layer technology," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2019, pp. 210–212.
- <sup>884</sup> [17] C. Ji et al., "Pattern-guided file compression with user-experience
   <sup>885</sup> enhancement for log-structured file system on mobile devices," in *Proc.* <sup>886</sup> USENIX Conf. File Storage Technol. (FAST), 2021, pp. 127–140.
- J. Kim, Y. Oh, E. Kim, J. Choi, D. Lee, and S. H. Noh, "Disk schedulers for solid state drivers," in *Proc. 7th ACM Int. Conf. Embed. Softw.* (*EMSOFT*), 2009, pp. 295–304.
- [19] S. Park, D. Jung, J. Kang, J. Kim, and J. Lee, "CFLRU: A replacement algorithm for flash memory," in *Proc. Int. Conf. Compil., Archit. Synth. Embed. Syst. (CASES)*, 2006, pp. 234–241.
- R. S. Sutton and A. G. Barto, *Reinforcement Learning: An Introduction*.
   Cambridge, MA, USA: MIT press, 2018.
- 895 [21] C. J. C. H. Watkins and P. Dayan, "Q-learning," *Mach. Learn.*, vol. 8, no. 3, pp. 279–292, 1992.
- [22] Z. Sha, J. Li, Z. Cai, M. Huang, J. Liao, and F. Trahay, "Degraded mode-benefited I/O scheduling to ensure I/O responsiveness in RAID-enabled SSDs," *ACM Trans. Design Autom. Electron. Syst. (TODAES)*, vol. 27, no. 6, pp. 1–24, 2022.
- Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and C. Ren, "Exploring and exploiting the multilevel parallelism inside SSDs for improved performance and endurance," *IEEE Trans. Comput.*, vol. 62, no. 6, pp. 1141–1155, Jun. 2013.
- 905 [24] C. Gao et al., "Constructing large, durable and fast SSD system via reprogramming 3D TLC flash memory," in *Proc. Int. Symp. Microarchit.* (*MICRO*), 2019, pp. 493–505.
- 908 [25] Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo, "Improving flash wear-leveling by proactively moving static data," *IEEE Trans. Comput.*, vol. 59, no. 1, pp. 53–65, Jan. 2010.
- 911 [26] D. Narayanan, A. Donnelly, and A. Rowstron, "Write off-loading:
  912 Practical power management for enterprise storage," *ACM Trans.*913 *Storage*, vol. 4, no. 3, pp. 1–23, 2008.
- 914 [27] "Alibaba block traces." Accessed: Mar. 10, 2024. [Online]. Available:
   915 https://github.com/alibaba/block-traces

- [28] W. Kang, D. Shin, and S. Yoo, "Reinforcement learning-assisted garbage 916 collection to mitigate long-tail latency in SSD," ACM Trans. Embed. 917 Comput. Syst., vol. 16, no. 5s, pp. 1–20, 2017.
- [29] J. Li et al., "Mitigating negative impacts of read disturb in SSDs," ACM 919 Trans. Design Autom. Electron. Syst., vol. 26, no. 1, pp. 1–24, 2020. 920
- [30] W. Fan, Y. Zhang, W. Song, M. Zhao, Z. Shen, and Z. Jia, "Q- 921 learning based backup for energy harvesting powered embedded 922 systems," in *Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)*, 2020, 923 pp. 1247–1252. 924
- [31] Y. Pan, Z. Jia, Z. Shen, B. Li, W. Chang, and Z. Shao, "Reinforcement 925 Learning-Assisted Cache Cleaning to Mitigate Long-Tail Latency in 926 DM-SMR," in *Proc. 58th ACM/IEEE Design Autom. Conf. (DAC)*, 2021, 927 pp. 103–108. 928
- [32] C. Wu et al., "Maximizing I/O throughput and minimizing 929 performance variation via reinforcement learning based I/O merging 930 for SSDs," in *Proc. IEEE Trans. Comput.*, vol. 69, no. 1, pp. 72–86, 931 Jan. 2020. 932
- [33] Q. Wei, Y. Li, Z. Jia, M. Zhao, Z. Shen, and B. Li, "Reinforcement 933 Learning-Assisted Management for Convertible SSDs," in *Proc. 60th* 934 *ACM/IEEE Design Autom. Conf. (DAC)*, 2023, pp. 1–6. 935
- [34] M. Li, C. Wu, C. Gao, C. Ji, and K. Li, "RLAlloc: A deep reinforcement 936 learning-assisted resource allocation framework for enhanced both I/O 937 throughput and QoS performance of multi-streamed SSDs," in *Proc.* 938 60th ACM/IEEE Design Autom. Conf. (DAC), 2023, pp. 1–6. 939
- [35] F. Wu, Z. Lu, Y. Zhou, X. He, Z. Tan, and C. Xie, "OSPADA: One-shot 940 programming aware data allocation policy to improve 3D NAND flash 941 read performance," in *Proc. Int. Conf. Comput. Design (ICCD)*, 2018, 942 pp. 51–58.
- [36] C.-Y. Liu, Y. Lee, W. Choi, M. Jung, M. T. Kandemir, and C. Das, 944 "GSSA: A Resource Allocation Scheme Customized for 3D NAND 945 SSDs," in *Proc. IEEE Int. Symp. High-Perform. Comput. Archit.* 946 (HPCA), 2021, pp. 426–439. 947
- [37] G. Wu, X. He, and B. Eckart, "An adaptive write buffer management 948 scheme for flash-based SSDs," ACM Trans. Storage, vol. 8, no. 1, 949 pp. 1–24, 2012. 950
- [38] R. Liu, Z. Tan, L. Long, Y. Wu, Y. Tan, and D. Liu, "Improving 951 fairness for SSD devices through DRAM over-provisioning cache 952 management," *IEEE Trans. Parallel Distrib. Syst.*, vol. 33, no. 10, 953 pp. 2444–2454, Oct. 2022. 954
- [39] W. H. Kang, S. W. Lee, B. Moon, Y. S. Kee, and M. Oh, 955 "Durable write cache in flash memory SSD for relational and NoSQL 956 databases," in *Proc. ACM Int. Conf. Manag. Data (SIGMOD)*, 2014, 957 pp. 529–540. 958
- [40] S. Pang, Y. Deng, G. Zhang, Y. Zhou, Y. Huang, and X. Qin, "PSA-Cache: A page-state-aware cache scheme for boosting 3D NAND flash performance," ACM Trans. Storage, vol. 19, no. 2, pp. 1–27, 2023.
- [41] J. Li et al., "Pattern-based prefetching with adaptive cache management 962 inside of solid-state drives," ACM Trans. Storage, vol. 18, no. 1, 963 pp. 1–25, 2022.
- [42] S. Pang, Y. Deng, G. Zhang, J. Huang, and Z. Wu, "Minato: A readdisturb-aware dynamic buffer management scheme for NAND flash memory," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, 967 vol. 43, no. 7, pp. 1930–1943, Jul. 2024. 968
- [43] D.-W. Chang, W.-C. Lin, and H.-H. Chen, "FastRead: Improving read 969 performance for multilevel-cell flash memory," *IEEE Trans. Very Large 970 Scale Integr. (VLSI) Syst.*, vol. 24, no. 9, pp. 2998–3002, Sep. 2016. 971
- [44] Y. Lv, L. Shi, C. J. Xue, Q. Zhuge, and E. H. M. Sha, "Latency 972 variation aware read performance optimization on 3D high density 973 NAND flash memory," in *Proc. Great Lakes Symp. VLSI (GLSVLSI)*, 974 2020, pp. 411–414. 975
- [45] C. Gao et al., "Exploiting chip idleness for minimizing garbage 976 collection—Induced chip access conflict on SSD," ACM Trans. Design 977 Autom. Electron. Syst. (TODAES), vol. 23, no. 2, pp. 1–2, 2017. 978
- [46] H. Huh et al., "13.2 A 1Tb 4b/cell 96-stacked-WL 3D NAND flash 979 memory with 30mb/s program throughput using peripheral circuit under memory cell array technique," in *Proc. IEEE Int. Solid-State Circuits* 981 *Conf. (ISSCC)*, 2020, pp. 220–221. 982
- [47] Y. Lv et al., "MGC: Multiple-gray-code for 3D NAND flash based highdensity SSDs," in *Proc. IEEE Int. Symp. High-Perform. Comput. Archit.* 984 (HPCA), 2023, pp. 122–136.
- [48] W. Liu, J. Cui, T. Li, J. Liu, and L. T. Yang, "A space-efficient fair 986 cache scheme based on machine learning for NVMe SSDs," *IEEE Trans.* 987 *Parallel Distrib. Syst. (TPDS)*, vol. 34, no. 1, pp. 383–399, Jan. 2023. 988
- [49] B. Schroeder, R. Lagisetty, and A. Merchant, "Flash reliability in 989 production: The expected and the unexpected," in *Proc. 14th USENIX* 990 *Conf. File Storage Technol. (FAST)*, 2016, pp. 67–80. 991
- [50] S. Wang, F. Wu, C. Yang, J. Zhou, C. Xie, and J. Wan, "WAS: Wear 992 aware superblock management for prolonging SSD lifetime," in *Proc.* 993 56th Annu. Design Autom. Conf. (DAC), 2019, pp. 1–6. 994