# Deeploy: Enabling Energy-Efficient Deployment of Small Language Models on Heterogeneous Microcontrollers

Moritz Scherer<sup>®</sup>, *Graduate Student Member, IEEE*, Luka Macan<sup>®</sup>, *Graduate Student Member, IEEE*, Victor J. B. Jung<sup>®</sup>, *Graduate Student Member, IEEE*, Philip Wiese<sup>®</sup>, *Graduate Student Member, IEEE*, Luca Bompani<sup>®</sup>, *Graduate Student Member, IEEE*, Alessio Burrello<sup>®</sup>, *Member, IEEE*, Francesco Conti<sup>®</sup>, *Member, IEEE*, and Luca Benini<sup>®</sup>, *Fellow, IEEE* 

Abstract-With the rise of embodied foundation models 2 (EFMs), most notably small language models (SLMs), adapting <sup>3</sup> Transformers for the edge applications has become a very active 4 field of research. However, achieving the end-to-end deployment 5 of SLMs on the microcontroller (MCU)-class chips without 6 high-bandwidth off-chip main memory access is still an open 7 challenge. In this article, we demonstrate high efficiency end-8 to-end SLM deployment on a multicore RISC-V (RV32) MCU 9 augmented with ML instruction extensions and a hardware 10 neural processing unit (NPU). To automate the exploration of 11 the constrained, multidimensional memory versus computation 12 tradeoffs involved in the aggressive SLM deployment on the het-13 erogeneous (multicore+NPU) resources, we introduce Deeploy, 14 a novel deep neural network (DNN) compiler, which generates 15 highly optimized C code requiring minimal runtime support. 16 We demonstrate that Deeploy generates the end-to-end code for 17 executing SLMs, fully exploiting the RV32 cores' instruction 18 extensions and the NPU. We achieve leading-edge energy and <sup>19</sup> throughput of 490  $\mu$ J per token, at 340 token per second for 20 an SLM trained on the TinyStories dataset, running for the first 21 time on an MCU-class device without the external memory.

22 *Index Terms*—Accelerators, compilers, embodied AI, founda-23 tion models (FMs), neural networks, TinyML.

Manuscript received 5 August 2024; accepted 10 August 2024. This work was supported in part by the Spoke 1 on Future HPC of the Italian Research Center on High-Performance Computing, Big Data and Quantum Computing (ICSC) funded by MUR Mission 4-Next Generation EU; in part by the Chips Joint Undertaking (Chips-JU) TRISTAN Project under Agreement 101095947; in part by the CONVOLVE Project under Agreement 101070374; and in part by the EU Horizon Europe project NeuroSoC under Grant 101070634. Chips-JU, CONVOLVE, and NeuroSoC receive support from the European Union's Horizon Europe Research and Innovation Program. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (Corresponding author: Moritz Scherer.)

Moritz Scherer, Victor J. B. Jung, and Philip Wiese are with the Integrated Systems Laboratory, ETH Zürich, 8092 Zürich, Switzerland (e-mail: scheremo@iis.ee.ethz.ch; jungvi@iis.ee.ethz.ch; wiesep@iis.ee.ethz.ch).

Luka Macan, Luca Bompani, and Francesco Conti are with the Department of Electrical, Electronic, and Information Engineering, University of Bologna, 40126 Bologna, Italy (e-mail: luka.macan@unibo.it; luca.bompani5@unibo.it; f.conti@unibo.it).

Alessio Burrello is with the Department of Control and Computer Engineering, Politecnico di Torino, 10129 Turin, Italy (e-mail: alessio.burrello@unibo.it).

Luca Benini is with the Integrated Systems Laboratory, ETH Zürich, 8092 Zürich, Switzerland, and also with the Department of Electrical, Electronic, and Information Engineering, University of Bologna, 40126 Bologna, Italy (e-mail: lbenini@iis.ee.ethz.ch).

Digital Object Identifier 10.1109/TCAD.2024.3443718

## I. INTRODUCTION

THE LATEST evolutions in mainstream artificial intelligence (AI) have been driven by Transformers, which have 26 taken over from recurrent neural networks (RNNs) and convo-27 lutional neural networks (CNNs) as the leading edge models 28 for language processing and multimodal applications [1], [2]. 29 The success of Transformers can be primarily attributed to 30 the emergence of the foundation model (FM) paradigm: large 31 Transformer models extensively pretrained on the datasets 32 spanning trillions of tokens and then fine tuned with a much 33 lower volume of labeled data to solve the domain-specific 34 problems. Following the success of FMs in natural language 35 processing (NLP) [1], [3], an increasing number of fields are 36 starting to formulate and adapt FMs for high dimensional 37 sensor data that has traditionally been challenging to process, 38 like decoding the neural data [4], [5], or training embodied AI <sup>39</sup> agents [6], [7], which may incorporate the multimodal sensor 40 inputs. 41

Operating directly on the sensory data and in a cyber-42 physical loop may lead to solving many outstanding challenges 43 in fields, such as brain-machine interfaces [5] and miniaturized 44 robotics [7]. However, to materialize this promise, models 45 of this class need to be embodied in physical devices as 46 embodied foundation models (EFMs), and they must cope with 47 the strict constraints in terms of compute throughput, power 48 consumption, and footprint typical of the edge devices. Unlike 49 the data center-scale systems, which collect and aggregate 50 sensor data over the shared resources for high-throughput 51 processing, embodied AI systems must process the sensor 52 data with extremely low latency and memory capacity under 53 tight power constraints. This is particularly challenging for the 54 smallest class of AI-oriented computers: so-called "TinyML" 55 devices operating at the extreme edge, based on micro-56 controller (MCU)-class devices without complex operating 57 systems or memory-management units (MMUs), relying on 58 the user level software to implement low-level hardware 59 management functionalities. Despite many recent successes 60 with the previous generation deep neural networks (DNNs), 61 the emergence of the TinyML paradigm for the EFMs faces 62 the dual challenge of reducing FMs to a manageable size and 63 enabling their deployment on the tiny devices. 64

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

A first concrete step in this direction is the recent introduc-65 66 tion of small language models (SLMs): FMs with tens to a few <sup>67</sup> hundred million, rather than several billion parameters [8], [9]. While most currently available FMs are focused on processing 68 69 natural language at a proof-of-concept scale, the effort toward 70 the embedded multimodal sensor inputs with small-scale, 71 application-specific FMs offers a highly promising path for the 72 development of this novel class of models. Much like what <sup>73</sup> happened with the initial emergence of deep learning [10], 74 the evolution of advanced TinyML applications based on the 75 EFMs is currently prevented by the lack of suitable targets 76 for the deployment of these models and, even more, of 77 the deployment frameworks that enable utilizing the existing 78 specialized hardware to its full capabilities.

Deploying tiny EFMs requires overcoming several chal-79 80 lenges specific to the TinyML domain. Large-scale AI 81 inference systems typically employ the heterogeneous com-<sup>82</sup> puter architectures composed by a conventional host (e.g., <sup>83</sup> an x86 processor) and a very large throughput-oriented <sup>84</sup> accelerator (e.g., H100 [11], TPU [12]), which is fully 85 exploited only at large batch sizes. Conversely, TinyML is 86 used for latency-sensitive applications focusing on the real-87 time inference without batching. As a consequence, TinyML 88 AI inference typically employs much more specialized accel-<sup>89</sup> erator architectures [13], [14], leading to more complex 90 mapping and optimization challenges for the DNN deploy-91 ment. Furthermore, TinyML's strict constraints on energy 92 efficiency and MCU-class computer architecture typically 93 require platform-specific optimization, including memory-<sup>94</sup> aware tiling, static memory allocation, and latency-hiding 95 direct memory access (DMA) scheduling, which require <sup>96</sup> advanced compiler support to scale to complex DNNs like 97 FMs. While several compilers have limited support for user-<sup>98</sup> defined kernels [15], [16], configuring and extending them 99 requires expert knowledge, and their top-down compilation 100 approach often clashes with loosely coupled accelerators. 101 Moreover, mainstream compilers do not address the strict 102 memory constraints in extreme-edge devices.

In this article, we aim to remove the first barrier toward 103 <sup>104</sup> developing EFM suited for deployment on TinyML platforms: 105 the lack of deployment frameworks that enable their efficient 106 execution. We demonstrate, to the best of our knowledge, the <sup>107</sup> first end-to-end tool flow to deploy EFMs on the heterogeneous 108 MCU-class systems. Specifically, we demonstrate the end-109 to-end deployment of a TinyStories-class [8] network on 110 Siracusa, an advanced MCU in TSMC 16-nm technology 111 featuring embedded nonvolatile memory [magnetoresistive 112 random access memory (MRAM)] and two heterogeneous 113 compute engines, namely an octa-core RV32 compute cluster 114 with instruction extensions for machine learning (ML) and a <sup>115</sup> multimode CNN neural processing unit (NPU), N-Eureka [13]. We present the tooling and algorithms integrated within our 116 117 deployment framework. Deeploy.

<sup>118</sup> The contributions of this article are as follows.

1) We describe *Deeploy*, a customizable, domain-specific compiler designed for generating bare metal code fitting the memory constraints of extreme edge devices.

122 Deeploy supports all the key computational primitives

needed for the execution of Transformer-based EFMs 123 on heterogeneous extreme edge system-on-chip (SoCs) 124 through its bottom-up compilation approach, which 125 allows applying advanced code optimization on expertoptimized kernel templates. We further introduce a novel 127 algorithm for solving the tiling and static memory allocation problems for multilevel software-managed caches 129 and its integration into Deeploy.<sup>1</sup>

- 2) We benchmark common Transformer configurations, <sup>131</sup> demonstrating that code generated by Deeploy <sup>132</sup> maximizes engine utilization in heterogeneous, <sup>133</sup> multiaccelerator SoCs. We achieve data marshaling <sup>134</sup> overheads of just 9% for large workloads with high <sup>135</sup> arithmetic intensity executing on the cluster cores and <sup>136</sup> NPU collaboratively thanks to efficient data movement <sup>137</sup> acceleration and low-overhead offloading mechanisms. <sup>138</sup>
- 3) As a concrete large-scale end-to-end use-case of <sup>139</sup> Deeploy and its adaptability to heterogeneous hard- <sup>140</sup> ware platforms, we demonstrate for the first time the <sup>141</sup> deployment of a TinyStories-class SLM on Siracusa, <sup>142</sup> a state-of-the-art heterogeneous MCU. While using <sup>143</sup> on-chip memory only, we achieve a throughput of <sup>144</sup> 340 token per second at an energy cost of 490  $\mu$ J for <sup>145</sup> autoregressive inference. We show that using the flexible <sup>146</sup> deployment flow enabled by Deeploy for the same SLM <sup>147</sup> allows us to implement multilayer *KV* caching using onchip memory only, improving token throughput by 26 × <sup>149</sup> compared to inference without caches. <sup>150</sup>

The remainder of this article is organized as follows. <sup>151</sup> In Section II, the previous work in quantized neural networks, SLMs, and neural network deployment for the extreme edge devices is introduced and discussed. Section III introduces the Deeploy and discusses its deployment flow for the Transformers. Section IV discusses the SLM architecture used in this work and the approach to mapping it on Siracusa. In Section V, we present the Siracusa MCU platform. Section VI presents and discusses the end-to-end deployment results, comparing them to the state-of-the-art. <sup>160</sup> Finally, Section VII concludes this article, summarizing the results and contributions. <sup>162</sup>

#### II. RELATED WORK

163

168

This section gives an overview of the state-of-the-art on 164 EFMs, focusing on the developments toward improvements 165 in energy efficiency and model size and tools to deploy the 166 DNNs on the extreme edge devices. 167

## A. Small Foundation Models

Recently, the development of the decoder-only large lan- 169 guage models (LLMs), such as Llama [1], and Mixtral [2], 170 and their associated ML pipelines led to a new model type: 171 the FM. 172

FMs are pretrained LLMs, which can be fine tuned for 173 the downstream tasks at a fraction of the cost of pretraining, 174

<sup>&</sup>lt;sup>1</sup>We will open-source all code required to reproduce our experiments under https://github.com/pulp-platform/deeploy.

making them particularly relevant for the domain specialization. However, LLMs often contain several billion parameters,
requiring GiB of storage space, making them incompatible
with the extreme edge inference.

Addressing this gap, the emerging field of SLMs has gained significant traction in the last year. The aim of SLMs is to not compact LLMs down to tens to hundreds of MiB [8], [9], mirroring the evolution of compression of CNNs [17] over the past decade.

This paradigm shift toward compact FMs is particularly interesting for TinyML applications. Incorporating smaller FMs, like SLMs, into the embedded devices may enable a new wave of intelligent, responsive, and autonomous devices built new the human-understandable inputs, such as text and performing high-level planning and low-level control tasks [18] and make such advanced capabilities available at the edge, embodied in response, and wearable devices.

In this work, we contribute to the growing field of SLM and EFM research and aim to lay the foundation for truly embedded SLMs by providing a foundational deployment flow that supports a wide range of FMs, from the autoregressive decoder-only ones to the encoder-only ones.

## 198 B. Neural Network Deployment for Extreme Edge Devices

Building on the trends of the model quantization and 199 200 compression, as well as research into more computation-201 ally efficient DNNs [25], DNN inference on the mobile 202 and embedded devices has become a flourishing field of 203 research [13], [14], [26]. While model deployment on the 204 mobile devices like smartphones follows similar approaches to 205 the server-scale deployment, relying on the ample compute and 206 memory resources, hardware-managed caches, and operating 207 systems to carry out task scheduling available to this class 208 of devices, deeply embedded devices face much more severe 209 constraints in deployment. This is especially true for the 210 new generation of MCU-class devices focusing on the AI applications. In contrast to their predecessors, these MCUs 211 212 feature multicore compute clusters, DNN accelerators, and 213 on-chip memory of up to 10 MiB, split into multiple software-<sup>214</sup> managed memory hierarchy levels [13], [14], [27].

To optimally leverage the compute capabilities of such 215 216 complex systems, network deployment must simultaneously 217 optimize the execution schedule and tiling of operators and 218 orchestrate overlapping memory transfers using DMAs to <sup>219</sup> achieve low data marshaling overheads and high compute 220 utilization. While modern top-down compilers like MLIR and <sup>221</sup> TVM [15], [16] allow integration of most common instruction 222 set architectures (ISAs) and accelerator APIs, their focus is 223 not on meeting the stringent memory constraints of this class 224 of TinyML devices. Prior work like Dory [28], CoSa [29], 225 and others have addressed these challenges for CNNs by 226 focusing on the operator tiling to fit the target's memory 227 constraints. However, these approaches assume a single-228 cluster memory hierarchy, with undivided memory at each 229 level, and a simple lifetime model for the network tensors, <sup>230</sup> which are fundamentally stateless across the inference rounds. These simplifying assumptions do not hold for the complex 231 heterogeneous multiaccelerator hardware and advanced SLM 232 networks [30], [31]. 233

Moving beyond these prior works, we propose a novel <sup>234</sup> constraint programming algorithm that enables co-optimizing <sup>235</sup> tiling and memory allocation, which overcomes the limitations <sup>236</sup> of the previous approaches by supporting the data flows with <sup>237</sup> complex lifetimes (e.g., *KV* caching) as required by EFMs. <sup>238</sup>

#### III. DEEPLOY

In this section, we provide an overview of the Deeploy 240 compilation flow. In contrast to most state-of-the-art compil- 241 ers for DNNs, which lower DNN representations top-down 242 into predefined primitives that need to be implemented by 243 each backend [15], [16], [32], Deeploy employs a bottom- 244 up compilation approach, where the compiler implements 245 networks by composing the user provided C kernels, extending 246 them with the code generation passes to implement tiling and 247 memory allocation. This bottom-up approach to compilation 248 provides three key advantages: first, it supports reusing hand- 249 optimized kernel libraries commonly available for most ISAs 250 and accelerators. Second, it can be easily extended to support 251 highly customized nonstandard compute platforms, including 252 heterogeneous SoCs featuring multiple accelerators for which 253 a low-level compiler backend may not exist. Third, it allows 254 easy integration of novel operators found in emerging the 255 Transformer architectures without invasive modifications to the 256 deployment flow. 257

Deeploy is organized in three building blocks; the fron- 258 tend validates and transforms the graph representation into 259 a representation that suits the platform and assigns kernel 260 templates to each operator. The midend performs all the 261 tiling and static memory allocation computations, guaranteeing 262 that the computed program schedule may execute without 263 unscheduled runtime memory spills. Finally, the backend uses 264 the optimized graph representation generated in the frontend, 265 and the generated tiling schedule and memory allocation 266 map generated in the midend to create the executable code 267 through a series of code generation passes. All the deployment 268 targets share the same execution flow, and Deeploy uses a 269 configurable platform abstraction, the *backend*, which allows 270 it to steer the operators' mapping, optimization, and lowering 271 according to the platform's configuration. An overview of the 272 Deeploy execution flow is shown in Fig. 1. 273

## A. Data Structures

Deeploy distinguishes between three types of buffers: 275 1) variable buffers; 2) transient buffers; and 3) constant 276 buffers. Variable buffers represent tensors that contain data 277 that is not constant at compile time, i.e., network inputs, 278 outputs, and intermediate activations. Constant buffers rep- 279 resent compile-time constant data used in inference, i.e., 280 network weights and other network parameters. Finally, transient buffers represent scratchpad memory locations for the 282 kernel execution, e.g., *im2col* buffers for the convolution 283 kernels [33], [34], or reorder buffers for efficient transposition 284 kernels. Typically, the amount of space used in *transient* 285

239



Fig. 1. Overview of the Deeploy execution flow. Steps ① and ② are part of the frontend. In the first step, the graph is modified by fusing and inserting platform-specific operators, for example, transposition operators, to match the data layout requirements. In the second step, the datatypes for every tensor are inferred, the accelerator target is chosen, and the kernel templates are selected. The first step in the midend, step ③, is the TCF, which computes geometrical constraints for the tile sizes of each tensor, adding them to a CP. The resulting tensor size variables are translated into a 2-D bin packing problem in step (4). The solution of the co-constrained tiling and static memory allocation problem is computed by the ORTools CP-SAT solver and finally processed in step (5) in the backend. Step (5) generates platform-specific C code exploiting DMA transfers. Each step of the execution flow is highly configurable through the Backend object.

286 *buffers* depends on the operator's parametrization, distinguish-287 ing them from the variable buffers. In contrast to simpler DNN 288 topologies, EFMs employ data structures that require advanced 289 allocation strategies, such as the KV caches of the autore-290 gressive SLMs, as they have more complex buffer lifetime <sup>291</sup> requirements than the intermediate tensors found in CNNs. Addressing these constraints requires a more sophisticated 292 management of the buffers' lifetime and memory allocation 293 than in the other deployment tools targeting the extreme edge 294 devices [28], [29]. 295

The distinction between the global and local section buffers 296 297 is relevant for the code generation; the global objects are <sup>298</sup> allocated as the global C variables, while the local objects 299 are only accessible in the inference code. As such, the global variables are alive throughout an inference execution, while the 300 local variables are allocated and deallocated as the network's 301 302 execution schedule requires.

## 303 B. Frontend

Deeploy's frontend is designed around ingesting quantized 304 305 open neural network exchange (ONNX) graphs produced by 306 DNN and Transformer quantization tools like Quantlib [35]. 307 Deeploy implements a configurable lowering pass system 308 based on the pattern matching of the ONNX graphs to enable efficient and customizable graph-lowering strategies. Each 309 310 lowering pass consists of an user-defined replacement function and a source pattern, which describes the subgraph that should <sup>312</sup> be replaced. Using the replacement function, each lowering <sup>313</sup> pass uses the matched subgraph to generate a *target pattern*, 314 which replaces the source pattern. Using this system, the 315 first processing step in the *frontend* is transforming the input 316 graph into a custom, platform-specific ONNX dialect using 317 lowering passes provided by the backend. The user further defines operator mappings between the custom operators 318 and the engines available in the target platform to control 319 the code generation on the level of individual operators. 320 Common TinyML kernel libraries like CMSIS-NN and PULP- 321 NN [33], [34] offer kernels for the fused linear operators 322 and activations, which can be lowered into by matching 323 pairs of linear operators and quantization operators. Besides 324 operator fusion optimization passes, Deeploy also supports the 325 minimization and insertion of the data marshaling operators 326 like transpositions to match the data layout requirements of 327 the kernel libraries. An example of such an operator insertion 328 pass is adding transpositions operators to optimize the data 329 layout of the *B* matrix for the general matrix multiplication  $_{330}$ (GEMM) kernels of type  $Y = \alpha AB + \beta C$  for better data access 331 locality. 332

The second step after transforming the input graph into 333 the platform-specific dialect in the *frontend* is parsing, during 334 which every operator in the network is analysed to construct 335 an initial context of buffers used in the network's execution, 336 and type inference and kernel selection where every buffer 337 in the context is assigned a type. The types used in Deeploy 338 correspond to the standard C types (e.g., int8\_t, float32) 339 or custom data types, depending on the kernels used by 340 the *backend*. To guarantee a valid type assignment, Deeploy 341 propagates type information top-to-bottom. The user must 342 only provide the input types for every graph's input tensor to 343 achieve this; then, using this information, Deeploy matches the 344 input types of each operator with one of the kernel signatures 345 provided by the backend. 346

The final result of the *frontend* is an assignment of low-level 347 kernel templates to every operator in the lowered platform- 348 specific ONNX, which satisfies the type constraints imposed 349 by the network's operators. 350



Fig. 2. Example of the co-optimization of tiling and static memory allocation algorithm for one memory level in Deeploy. First, the lifetime of each tensor in the graph is calculated under the execution schedule shown on the left. Next, the memory scheduler constructs an adjacency matrix of the tensor graph and extracts the cost vector from the TCF shown in the middle. Finally, Deeploy applies a coordinate transform within the CP. On the right-hand side, the 2-D bin packing solution is presented with the naive solution on the top, and the solution found by Deeploy is shown below.

#### 351 C. Midend

The second stage of Deeploy's execution flow, the *midend*, receives the platform-specific ONNX graph and the kernel assignment for each operator from the *frontend*. The *midend*'s purpose is to perform all the optimization operations required to generate the low-level optimized C code for the target platform in the *backend*. The *midend* is divided into two optimization steps: 1) *memory level annotation* and 2) *tiling and memory scheduling*. To model the CP used to compute the tiling and static memory allocation solution, Deeploy uses Google's ORTools.

1) Memory Level Annotation: The memory level annota-362 363 tion step annotates every buffer in the compilation context with a memory hierarchy level. The motivation for defining 364 365 the storage location of every tensor is to model the code generation constraints closely to the hardware; most embedded 366 367 systems designed for the TinyML applications use multiple memory or cache levels [13], [14] to optimize the tradeoff 368 between the storage density and the memory access latency. 369 While Deeploy supports the tiling of buffers, directly assign-370 ing buffers' memory levels to lower cache levels can lead 371 performance improvements. When targeting accelerators 372 to 373 that would otherwise be limited by the available bandwidth 374 toward higher-level caches, controlling memory allocation has <sup>375</sup> a significant performance impact [13].

2) Tiling: The second processing step in the midend is 377 tiling and memory scheduling. For every kernel template 378 chosen in the *frontend*, the target platform must specify a tile 379 constraint (TC). The TC models the geometric and platform-380 specific constraints for tiling an operator. For a tiling solution 381 to be correct, all the geometric constraints must hold. For 382 example, the spatial dimensions of a Softmax activation's 383 output tile must be the same as its input tile's dimensions. 384 As such, the geometric constraints do not depend on the 385 implementation of an operator. While it is possible to tile 386 the large tensor operators down to single instructions when 387 targeting the processor cores, the same does not hold for the accelerators. Specifying TCs and platform-specific constraints <sup>308</sup> on a per-kernel basis is especially important for handling the <sup>309</sup> tiling problem for the loosely coupled accelerators since they <sup>300</sup> typically only support specific dimensions to be tiled, owing <sup>301</sup> to their specialized datapaths [13], [14]. <sup>302</sup>

Similarly to the *type inference and kernel selection* flow, <sup>393</sup> the tile constraint flow (TCF) is applied top-to-bottom through <sup>394</sup> the execution schedule of the network, adding the geo- <sup>395</sup> metric and platform-specific TCs of every operator to the <sup>396</sup> CP. Furthermore, the TCF adds one symbolic variable per <sup>397</sup> dimension per tensor in the network to the CP and a sym- <sup>398</sup> bolic variable for every tensor, representing its size as the <sup>399</sup> product of all the dimension variables. Using this formulation, <sup>400</sup> the solution of the CP represents the size of the largest <sup>401</sup> tile.

*3) Memory Scheduling:* After the geometrical constraints 403 of every mapped kernel template in the network are collected 404 and added to the CP, the Deeploy's memory scheduler calcu-405 lates the lifetime of every tensor in the network over the user 406 provided execution schedule of the ONNX graph as shown in 407 Fig. 2. As previously mentioned, this is an essential step for 408 the autoregressive Transformers that must accommodate short-409 lived tensors (e.g., intermediate activations and residuals) and 410 long-lived buffers (such as *KV* caches).

Deeploy's memory scheduler computes a tiling path using 412 the *backend*'s memory hierarchy model to assign a sequence 413 of memory transfers through the different memory levels. 414 Using the calculated lifetimes and the tensor's size variable 415 computed before, the memory scheduler models the problem 416 of computing a static memory allocation schedule as a 2-D 417 bin packing problem [30], [36], where the horizontal axis 418 represents the lifetime, and the vertical axis represents the 419 memory address space. 420

Similar to the other state-of-the-art algorithms [30], 421 Deeploy's scheduling CP works with Tetris scheduling intro- 422 duced in TetriSched [37], where the memory buffers are 423 scheduled one after another, adding to the maximum load 424 of each of their lifetime's bins. To solve the tiling and 425 <sup>426</sup> allocation problem in a single shot, the memory allocation of <sup>427</sup> each buffer is coupled to the tiling solution, which requires <sup>428</sup> expressing the order in which they are scheduled within the CP <sup>429</sup> as well.

The first step to modeling the memory allocation problem is 431 to pick a random schedule of the memory buffers and compute 432 the adjacency matrix *A* of the tensor graph. We collect the 433 memory size of each buffer, represented as an integer variable 434 of the CP, in a cost vector *C*. For any permutation matrix *P*, 435  $A' = P \times A \times P^T$  is a valid adjacency matrix with associated 436 cost vector  $C' = P \times C$ . A valid  $N \times N$  permutation matrix 437 can be expressed as

438

439

$$p_{i,j} \in [0, 1] \quad \forall i, j \in [0, N - 1]$$
  
 $\sum_{i=0}^{N-1} p_{i,j} = 1 \quad \forall j \in [0, N-1]$ 

1]

440 
$$\sum_{i=0}^{N-1} p_{j,i} = 1 \quad \forall j \in [0, N-1].$$

Next, the total memory load is computed iteratively using 442 A' & C': since we use Tetris scheduling, we add each buffer's 443 memory size to the size of the final scheduled buffer whose 444 lifetime overlaps. We use a vector of intermediate variables 445 containing one entry for each buffer, H, representing the 446 memory load in the lifetime region of each buffer. The vector 447 H is computed as follows:

448  $H_0 = 0$ 449  $H_j = \max_{i=0\cdots j-1} (A'[j,i] \cdot H_i) + C'_j.$ 

<sup>450</sup> The total worst-case memory load for all the execution steps <sup>451</sup> is then computed as memory load =  $\max_{i=0\cdots N}(H_i)$ .

In contrast to the other static memory schedule algorithms, which focus on calculating an optimal solution for the memory blocks of the fixed size, our algorithm combines the constraints blocks of the fixed size, our algorithm combines the constraints constraints are constraints and memory layout calculation into a single CP; this allows Deeploy to simultaneously optimize static memory allocation as well as tile sizing to control memory use during the entire inference process, which is critical to matching the memory constraints of extreme-edge SoCs with the complex buffer lifetime requirements of Transformers. An overview of the co-constrained tiling and static memory allocation algorithm is shown in Fig. 2.

## 463 D. Backend

Every kernel template picked in the *frontend* is assigned a list of code generation passes by the *backend*. Each code generation pass operates on a code segment, starting from the original kernel template, and may add to or modify its code segment. Besides enabling integration of custom passes, Deeploy offers the standard code generation passes required to for generating the correct code, e.g., memory allocation and reallocation generation, which inserts calls to heap-based are allocators or sets pointers to predefined memory locations are calculated during *tiling and memory scheduling*.

An essential set of code generation passes is centered around generating closures for the code segments. In the context of

kernel Signature		
// Function signature		
<pre>void gemv_s8_s8(int8_t* input,</pre>	int8_t*	weight
1-100 1-1 1-1-1		

was all Change Arrive

<pre>int32_t* bias, int8_t* output, uint16_t M, uint16_t N, uint16_t O);</pre>	1
Kernel Template	
<pre>// Kernel Template gemv_s8_s8(\${A}, \${B}, NULL, \${C}, 1, \${N}, \${0});</pre>	- -

## Cluster Offloading Global Definitions

typedef struct { int8\_t\* A; int8\_t\* B; int8\_t\* C; GEMV\_closure\_args\_t; void GEMV\_closure(void\* GEMV\_closure\_args){ GEMV\_closure\_args\_t\* args = (GEMV\_closure\_args\_t\*) GEMV\_closure\_args; int8\_t\* \_A = args->A; int8\_t\* \_B = args->B; int8\_t\* \_C = args->C; gemv\_s8\_s8(\_A, \_B, NULL, \_C, 1, \${N}, \${0}); } Kernel Replacement // GEMV Closure Call GEMV\_closure\_args\_t GEMV\_closure\_args  $A = \{A\}; B = \{B\}; C = \{C\};$ I } // Parallelize Closure over eight cores pi\_cl\_team\_fork(GEMV\_closure, &GEMV\_closure\_args, 8);

Fig. 3. Bottom-up offloading closure generation for a GEMV kernel. All the arguments that refer to the nonglobal *variable buffer*'s or *constant buffer*'s are captured and used to generate a closure struct typedef and a closure function that unpacks the argument struct and calls the original kernel. Finally, the kernel template is replaced with a function  $pi\_cl\_team\_fork$ , which takes the newly generated closure as an argument and offloads its execution to all the eight cluster cores.

Deeploy, closure generation consists of three parts: 1) the 476 closure function itself, which encapsulates a code segment; 2) 477 the closure environment, which contains every free variable 478 used within the code segment and must be passed to the 479 closure function; and 3) the closure invocation, which is either 480 an offloading function or a call to the closure function. 481

Deeploy implements closures as the standard *C* functions by 482 generating a function call around the target code segment and 483 passing the closure environment as a struct pointer. Deeploy 484 captures the relevant free variable expressions by analysing 485 the abstract syntax tree (AST) of the underlying code segment 486 using the Mako templating library [38]; since the function 487 signature of the kernel template is known to Deeploy, it can 488 extract arguments used in the kernel template that refer to local 489 buffers, and pass them to the closure using an argument struct. 490 During code generation, the closure generation pass hoists the 491 closure function definition into the global context, inserts code 492 for constructing the argument struct and returns the function 493 call to the hoisted closure as the new code segment for the 494 subsequent code generation passes. 495

An important application for the Deeploy's closures is to 496 facilitate operator offloading, which is required for program- 497 ming processor-based accelerators like compute clusters or 498

<sup>499</sup> loosely coupled, memory-mapped accelerators like NPUs. An <sup>500</sup> example of closure generation for the operator offloading to <sup>501</sup> the octa-core cluster is shown in Fig. 3.

Tiling code generation is implemented as a pass as well. Deeploy supports DMA engines and uses them in tiling code generation to move tiles between different memory hierarchy hierarchy *scheduling*. To hide the latency of DMA transfers, Deeploy can configure tiling for the operators to use doublebuffering, which constrains the tiling solution to reserve twice the required space for every input and output tile. During code generation, Deeploy schedules the data fetching and writeback to occur in parallel with the kernel execution to minimize the latency.

## IV. TINYSTORIES LLAMA MODEL

As a concrete example of our deployment flow for the in next-generation EFMs, we quantize and deploy an SLM on a heterogeneous MCU, Siracusa, introduced in Section V. We in chose a Llama2 model pretrained on the TinyStories dataset [8] in from HuggingFace,<sup>2</sup> with a hidden size  $d_m = 64$ , h = 16parallel attention heads, N = 8 layers, and an intermediate size  $d_{ff} = 256$  for the feed-forward layer. The model architecture is shown in Fig. 4. Note that, however, any SLM fitting the memory constraints of the target platform can be deployed with the same flow.

Like all the other decoder-based language models, the Llama model we use in this work has two fundamental inference modes, which we refer to as the autoregressive and parallel inference modes, and generates its response in two distinct phases, the *prompting* and *generation phases*; the prompting phase ingests the initial sequence of the user input tokens, whereas the generation phase generates the model's output tokens autoregressively.

## 532 A. Prompting Phase

513

Inferences follow a two-pass regime. First, the text input is translated into a sequence of tokens, typically referred to as the prompt. The prompt can have an arbitrary sequence length  $S_D$ , up to the size of the context window of the model.

In the first pass of the model, the prompt is processed to produce the first output token. Since, all the tokens of the prompt are available ab initio, the decoder can process them in a parallel single-shot fashion by applying causal masking to the attention matrix [39]. This first pass generates the first token output and the *K* and *V* matrices, which may be reused token output and the *K* and *V* matrices, which may be reused the function of encoder layers used in the first Transformer models [39].

## 546 B. Generation Phase

<sup>547</sup> In the generation phase of the inference process, output <sup>548</sup> tokens are generated one at a time using the previous token <sup>549</sup> outputs as the model's input. While every step of the genera-<sup>550</sup> tion phase may use the same parallel inference mode described in the previous Section, doing so would require recomputing  ${}^{551}$  all the previous tokens' *K* and *V* submatrices. Therefore, the  ${}^{552}$  *K* and *V* matrices of the previous inference steps are typically  ${}^{553}$  cached in memory to avoid the quadratic cost of recomputing  ${}^{554}$  them [39].  ${}^{555}$ 

As the parallel and autoregressive inference modes require 556 different tradeoffs in memory allocation for KV caching and 557 storage of intermediate results we deploy them using separate 558 ONNX models which reflect these tradeoffs. For the parallel 559 inference mode we export an ONNX model with a single 560 input and output for the token sequence and outputs for 561 the computed KV submatrices which are stored for the next 562 generation phase. For the autoregressive inference mode, we 563 use an ONNX model that additionally requires the cached 564 KV submatrices. While computing outputs using KV caches 565 is significantly more efficient regarding the absolute number 566 of operations, loading and storing the KV caches induces 567 significant data movement, and the smaller operator dimen- 568 sions make the generation phase much more challenging to 569 accelerate. 570

#### V. DEPLOYMENT PLATFORM 571

This Section introduces the hardware platform used in this 572 work as a deployment target to deploy the SLM introduced 573 in Section IV and goes over the NPU-specific *backend* implementation in Deeploy. 575

A. Siracusa

Siracusa [13], is a low-power, heterogeneous RISC-V MCU 577 implemented in TSMC 16 nm technology, which is the multiaccelerator SoC targetted in this work. Siracusa is designed 579 for efficient AI inference, which can leverage its dedicated 580 NPU, *N-Eureka*, and generalistic digital signal processing 581 (DSP) tasks, which can exploit both dedicated XpulpNN 582 ISA extensions [33] enabling single instruction multiple data 583 (SIMD) processing of low-precision integers, as well as an 584 accelerator cluster of eight RISC-V cores which enable single 585 program multiple data (SPMD) processing. 586

To enable single-latency access from the cluster cores 587 to the L1 tightly coupled data memory (TCDM), all the 588 cores and the 16 L1 memory banks are connected through 589 a TCDM interconnect using one 32-bit port each, granting 590 a total memory bandwidth of 256 bit per cycle to the compute cluster. The cluster's TCDM memory banks are also 592 accessible from the *N-Eureka* accelerator using nine-bank 593 wide, 288 bit accesses. To manage contention on accesses 594 to the single-ported memory banks, Siracusa integrates a 595 lightweight, programmable access arbiter, which allows the 596 set the maximum number of stall cycles for the accelerator 598 access to stall for the programmed number of cycles, the 599 arbiter will stall core accesses and grant it to *N-Eureka*.

The *N*-Eureka accelerator uses a mixed-weight-precision <sup>601</sup> bit-serial datapath, which is optimized for executing dense <sup>602</sup>  $3\times3$ , depthwise  $3\times3$ , and dense  $1\times1$  convolution operations with 8 bit activations and 2 bit to 8 bit convolution <sup>604</sup> weights [13]. To support the bit-serial nature of the datapath, <sup>605</sup>



Fig. 4. Overview of the Llama model deployed in this work. The eight decoder layers of the model are shown on the left and consist of an *RMSNorm* - *Self-Attention* - *RMSNorm* - *Feed-Forward* layer stack. Input ① in the self-attention inset corresponds to the token input. Input ② corresponds to the rotational embedding used in Llama models. Input ③ are the *KV* cache inputs used during the autoregressive inference. Notably, during the autoregressive inference, the new row of the *K* and *V* matrices computed on the input token are appended to the *KV* cache.

606 N-Eureka requires its weights to be stored in a nonstandard bit-607 interleaved data format, which requires offline transposition, 608 padding, and bit shuffling of CNN weight tensors. N-Eureka <sup>609</sup> is designed as an output-stationary accelerator, opting to cache 610 small input tiles and streaming weights. To execute operations 611 larger than its internal buffers, it integrates a hardware tiler 612 with a programmable number of tiles and strides between 613 the dimensions and fixed tile sizes that match the buffer sizes. To increase the available memory bandwidth for the 614 615 N-Eureka's weights and minimize off-chip access to fetch eights, the cluster integrates a neural memory subsystem 616 617 (NMS), which contains two dedicated 4 MiB memory subsys-618 tems, implemented in static random access memory (SRAM) 619 and MRAM technology, respectively, which are designed to 620 hold the weights for the N-Eureka accelerator and are attached through a dedicated 256 bit per cycle weight data port. 621

The compute cluster and *N-Eureka* are located in a shared clock domain, the heterogeneous cluster, which communicates with the remainder of the SoC, mainly consisting of a controller core, 2 MiB L2 memory, and peripherals, through a cet 64 bit wide advanced extensible interface bus (AXI) bus, which can be used by a DMA integrated within the cluster, to transfer the data between the L1 and L2 memories autonomously.

While Siracusa is equipped with significant computing capabilities through two dedicated accelerators and sizeable on-chip memory, deploying an advanced neural network on this device is a challenging problem. While weight storage for the layers that can be executed on *N-Eureka* is plentiful, all the other layers' activation, weight, and output tensors must be tiled to fit within 256 KiB of L1 memory. Furthermore, memory transfers between L2 and L1 should be orchestrated to minimize stalling.

## 638 B. Deeploy Integration

We address the deployment challenges posed by Siracusa's heterogeneity through an augmented *Backend* model. This section gives an overview of the additions implemented to use Deeploy for deploying SLMs on Siracusa and, more generally, of the modifications needed to support a generic new platform in our deployment tool.



Fig. 5. Overview of the Siracusa SoC featuring its DSP-enhanced octa-core RISC-V cluster and host controller (red), NPU (orange), complex memory hierarchy with two levels of scratchpad memory and a NMS (blue), two arbitrated interconnects toward the L1 memory and an AXI interconnect (green), and peripherals, such as the cluster DMA and chip-level I/O (purple).

As Deeploy's core primitives are optimized kernels, we 645 chose the PULP-NN [33] kernel library, which integrates 646 parallel kernels as well as single-core implementations, as 647 our target for utilizing the octa-core cluster. The PULP-NN 648 kernels focus on efficient implementations of fused linear and 649 quantization layers. We support fused layers through lowering 650 passes that match the supported operator combinations and 651 merge them in the *frontend* of Deeploy. We further added 652 the fused linear operator TCs, which add the kernel-specific 653 constraints besides providing general geometric constraints. 654

We implement function offloading to both the NPU and the octa-core compute cluster in Siracusa using the closure system as detailed in Section III-D.

The *N-Eureka* accelerator provides greater compute capabilities than the octa-core cluster for the CNN operators,  $^{659}$ achieving a peak throughput in the range of hundreds of  $^{660}$ GOp /s for pointwise and  $3 \times 3$  convolutions. Even though  $^{661}$ SLMs do not employ these types of operations, we add a  $^{662}$ custom *linear layer to pointwise convolution* lowering pass  $^{663}$ that converts GEMM operators with compile-time constant  $^{664}$  <sup>665</sup> weight matrices into pointwise convolutions. This method <sup>666</sup> allows us to deploy all the linear layers in Transformer models <sup>667</sup> as shown in Fig. 5, on the NPU.

## 668 C. Deployment Setup

As explained in Section IV, the dual inference modes of the decoder-only models require different deployment strateinference mode requires significant memory for KV caching. We deploy two model prototypes to accommodate this difference, one for the autoregressive inference mode and one for the parallel inference mode.

The autoregressive inference mode model uses additional network inputs corresponding to the previous sequences' *KV* caches. Other than that, the deployment setup between both models is equal. We allocate all the graph inputs and outputs as the global *variable buffers* in Siracusa's L2 memory, and annotate all the local *variable buffers* modeling intermediate tensors in L2 as well. In deployment scenarios that use Siracusa's NMS, we allocate all linear layer weights in the NMS but use L2 for all the activations.

Unless stated differently, all the network operators are executed on the cluster and use Deeploy's TCF to generate tiled inference code, which orchestrates transfers of input, weight, and output tensors between the L2 and L1 memories. For the operators executed on the NPU, weights are stored in the NMS in their entirety and ingested by the accelerator without moving them into L1 first, leveraging the increased available bandwidth from the NMS.

#### 692

## VI. RESULTS

This section discusses the measurement results of deploying the TinyStories SLM on Siracusa and benchmarking results of general Transformer layers. First, we discuss the setup used to measure the performance results on Siracusa. Finally, we present our benchmarking and end-to-end silicon measurements, as well as the profiling experiments of our compiler.

## 699 A. Deployment Evaluation Setup

To evaluate the model's performance in the autoregressive mode and for causally masked parallel inference, we measure roz each inference step individually with code generated by roz Deeploy. We start from the empty *KV* caches for causally masked parallel inference and process *N* input tokens simultaneously. We start from the *KV* caches of the previous inference roe step for all the experiments in the autoregressive mode. To roz calculate the average throughput and energy per token, we take ros the average over all 256 inference steps.

We report all the power numbers measured on a Siracusa prototype board using a Keysight N6715C DC, supplying all run the operating voltages and measuring current. We perform all the experiments under nominal conditions, i.e., 0.8 V supply voltage and 360 MHz operating frequency of the cluster domain. We measure power consumption for every inference by averaging the power consumption of the model run in a run and continuous loop.

<sup>717</sup> We measure four distinct deployment scenarios. In the <sup>718</sup> first scenario, *single-core deployment*, we only generate code <sup>719</sup> using a single RISC-V core. In the second scenario, *octa-core* 



Fig. 6. Performance results for linear layer operators offloaded on *N-Eureka* using Deeploy code generation. The highlighted inset shows that the NMS' added storage and bandwidth leads to performance gains of up to  $2.1 \times$  in memory-bound operator configurations. In large linear layer configurations, the speedup achieved by the NPU is  $25 \times$  compared to the octa-core implementation, and another  $1.6 \times$  when using the NMS for weights.

*deployment*, we generate code using all the eight RISC-V cores 720 of the cluster without using the NPU. In the third scenario, 721 *NPU without NMS deployment*, we generate code using all 722 the eight RISC-V cores and *N-Eureka* without offloading 723 weights to the NMS. In the final scenario, *NPU with NMS* 724 *deployment*, we generate code using all the eight RISC-V cores 725 and *N-Eureka* with the NMS. We use the Siracusa *Backend* in 726 Deeploy to generate code for all the scenarios. 727

#### **B.** Microbenchmarking Results

To validate our approach of offloading GEMM operators on 729 *N-Eureka*, we first measure the performance of *N-Eureka* and 730 the RISC-V cluster on the GEMM kernels. Specifically, we 731 study the performance of the Q, K, and V projections in the 732 layers for different sequence lengths *S* in the parallel inference 734 mode. For the Llama model we study in this article, these 735 projections use dimensions  $256 \rightarrow 64$  and  $64 \rightarrow 256$ . Our 736 measurements are shown in Fig. 6. 737

Transitioning from the single-core to octa-core cluster execution, we measure a performance improvement of  $6.2 \times$ , 739 thanks to the low-overhead parallelization on the cluster 740 cores. Transforming the linear layer operators into pointwise 741 convolutions as explained in Section V-B, enables execution on 742 the NPU, which reduces the latency by  $25 \times$  compared to the 743 octa-core implementation due to the NPU's significant compute resources for the convolution operations. Furthermore, 745 we reduce the data movement by allocating the convolution 746 weights to the NPU's NMS, increasing the effective memory 747 bandwidth available to *N-Eureka*. These optimizations improve 748 the performance, especially on the memory-bound tasks, like 749 the linear layers in attention blocks with low sequence length, 750 by 2.1× compared to the NPU execution without the NMS. 751

We further profile the execution performance of a representative encoder layer as commonly found in nonregressive 753 Transformer models. For our benchmarking, we chose a 754 configuration with the hidden size  $d_m = 64$  and h = 16 755 parallel attention heads and an intermediate size  $d_{ff} = 256$ , 756 paralleling the decoder layer in Fig. 4. We measure an increase 757 in throughput of 17.8× when leveraging the NPU to compute 758

TABLE I CUMULATIVE LATENCY AND ENERGY FOR A 256-STEP INFERENCE OF THE SLM ON SIRACUSA USING THE NPU WITH NMS



Fig. 7. Cycle breakdown of parallel inference in the studied SLM. Due to the larger contribution of operations from the matrix multiplications using the NMS performance of offloaded GEMM operators increases by  $17.8\times$ , and end-end-performance improves by 61% for sequence length 32 while maintaining low overheads of only 9%, even when fully leveraging both the cluster and NPU.

the linear layers, improving the end-to-end performance for
the encoder layers by 61 %. We further quantify the overheads
due to tiling and data marshaling overheads, measuring an
end-to-end overhead of only 9 %.

## 763 C. End-to-End Deployment Results

We thoroughly evaluate the SLM deployed on Siracusa by 764 765 benchmarking the two operating phases required to execute SLM, namely the prompting phase and the generation phase. 766 Table I displays the cumulative runtime and energy for exe-767 cuting a 256-step inference in the parallel and autoregressive 768 769 modes, where KV caching is used. The autoregressive mode 770 outperforms the parallel mode, achieving a  $23 \times$  speedup and  $26 \times$  improvement in energy efficiency. These improvements 771 a 772 directly result from avoiding the costly recomputation of the 773 KV matrices. Averaging the autoregressive inference mode's 774 cumulative latency and energy over 256 steps, we achieve 775 an average throughput of 340 token per second at an average <sup>776</sup> energy cost of 490  $\mu$ J/token.

Since, the autoregressive mode maximizes the data reuse r78 across the whole inference process, this mode can be considr79 ered both during the *prompting* and *generation* phases detailed r80 in Section IV. However, this strategy leads to the suboptimal r81 results as running in the parallel mode for the *prompting* r82 phase enables better utilization of the NPU without excessive r83 recomputation of the *KV* matrices, as tokens are not fed back r84 in this phase.

The parallel inference mode's performance for the SLMs read studied in this work follows the trend of the benchmark shown read in Fig. 7. While we benchmark the end-to-end performance of the decoder-only models in this work, the results in Fig. 7 also 788 apply to the encoder-based transformer models, as the parallel 789 inference mode is equivalent to the encoder layer execution 790 in such networks. In the autoregressive mode the speedup 791 achieved by employing the NPU is only 19%, which can be 792 attributed to the mode's smaller operator sizing, leading to 793 stalling of the accelerator due to the reconfiguration overheads. 794 Additionally, the average proportion of time spent for the data 795 marshaling is 40% for the autoregressive versus just 14% for 796 the parallel modes, underlining the memory access intensity 797 inherent to KV caching, which drastically reduces the number 798 of computations leading to reduced arithmetic intensity. A 799 detailed analysis of runtime and breakdown of the operator 800 intensity for the end-to-end autoregressive inference is shown 801 in Fig. 8 plots (1) and (2). 802

803

822

839

## D. Deployment Overheads

An important metric for the quality of generated code is 804 the utilization of the system's compute engines. To profile 805 the quality of our code, we measured the overheads incurred 806 by Deeploy for each autoregressive inference step in NPU 807 without NMS deployment and NPU with NMS deployment 808 shown in Fig. 8, plot ③. The main difference between the 809 two scenarios is whether Siracusa's NMS is used for the 810 compile-time constant GEMM weights. While the reduction in 811 overheads decreases from 33% to 7% with increasing sequence 812 lengths and arithmetic intensity, the weight memory drastically 813 reduces the relative time spent on the data movement in the 814 first steps of inference. This reduction of overheads is a crucial 815 advantage of the bottom-up compilation approach employed 816 by Deeploy; while the other compilers might not consider 817 low-level architectural features like memory hierarchy or only 818 expose a simplified model, Deeploy allows complete control 819 over the memory allocation and code generation to leverage 820 the knowledge of the target architecture fully. 821

## E. Comparison With TinyML Compilers

While we designed Deeploy to deploy the state-of-the-art and 823 emerging SLMs, we also report the results on more classical 824 CNN and artifical neural network (ANN) workloads as defined 825 in the MLPerf tiny benchmark [41]. We compare Deeploy with 826 the state-of-the-art open-source Dory tool [28] using the same 827 open-source CNN kernels for PULP MCUs [33] we used in this 828 work. To ensure a fair, compiler-focused comparison, we do not 829 use the NMS or the NPUs of Siracusa. In this mode, both the 830 compilers only deploy cluster kernels with equivalent memory 831 constraints. As a third data point, we add measurements of 832 Deeploy-generated code on Siracusa when using the NMS and 833 NPU. Our results are shown in Table II. We find that Deeploy 834 generates code with an equivalent latency of Dory up to 1% 835 of variation, underlining that even though Deeploy chooses a 836 more general compilation approach than Dory, it does not incur 837 any performance penalties. 838

## F. Comparison With the State-of-the-Art

Currently, most efforts on EFM deployment target mod- 840 els with more than a billion parameters on high-end 841



Fig. 8. Performance results of end-to-end autoregressive inference. Plot ① shows the runtime of each autoregressive inference step in three scenarios corresponding to *octa-core deployment*, *NPU without NMS deployment*, and *NPU with NMS deployment*. The plot shows that the autoregressive inference on Siracusa is highly memory-bound in all the scenarios, which is due to the transfer of the KV caches between L2 and L1; *NPU with NMS deployment* reduces the runtime of every step by approximately 70 kcycles since the weights are stored untiled in the NMS, reducing the required L2 to L1 data transfers. The second plot ② shows a breakdown of the runtime in the different operators of the network and data marshaling overheads. Evidently, the higher compute throughput of *N-Eureka* is unused due to the overall memory-boundedness. Finally, plot ③ shows that the data movement overhead reduction afforded by the NMS decreases with increasing sequence lengths as the overhead of transferring KV caches increases.

TABLE II LATENCY RESULTS OF DORY AND DEEPLOY ON THE MLPERF TINY BENCHMARK, RUNNING ON SIRACUSA AT A CLOCK FREQUENCY OF 360 MHz

Benchmark	Siracusa w/o NPU Dory	Siracusa w/o NPU Deeploy	Siracusa w/ NPU Deeploy
DS-CNN	1.4 ms	1.4 ms	0.39 ms
MobileNetv1	5.6 ms	5.6 ms	0.69 ms
ResNet	3.7 ms	3.7 ms	0.60 ms
ToyAdmos	0.24 ms	0.24 ms	0.11 ms

<sup>842</sup> microprocessors (MPUs) and embedded processors, such as <sup>843</sup> the I.MX95 or NVIDIA Orin or mobile phone chips, fea-<sup>844</sup> turing multi-GiB external memories and multi-W power <sup>845</sup> envelopes [42], [43]. Even though our performance and effi-<sup>846</sup> ciency are extremely competitive, quantitative comparisons <sup>847</sup> against these deployments would be unfair in our favor as we <sup>848</sup> target much smaller SLMs.

Considering SLMs in the 100 s million parameters range, 849 we compare our implementation on Siracusa with another 850 small-scale Llama model for the edge devices, MobileLLM, by 851 <sup>852</sup> Liu et al. [44]. Liu et al. deploy a 125 MParameter SLM on an 853 iPhone 13 featuring an A15 Bionic chip in 5-nm technology using the highly optimized metal performance shaders (MPSs) 854 855 backend for the Apple devices, achieving a throughput of 856 64 token per second. While their paper does not profile the 857 exact energy consumption of their models during inference, 858 Liu et al. optimistically estimate the energy consumption of 859 their setup with 12.5 mJ per token. Compared to this estimate 860 on the iPhone 13's A15 processor, the implementation of 861 our SLM on the Siracusa MCU uses 26× less energy per  $_{862}$  token while achieving 5× more throughput, for a total 130× <sup>863</sup> higher energy efficiency. When normalizing throughput with <sup>864</sup> the number of operations per token of their network, we find 865 that they achieve an equivalent of 4800 TinyStories Llama <sup>866</sup> tokens per second. Under this estimate, our end-to-end energy 867 efficiency on Siracusa implemented in an older 16 nm TSMC ses technology node is  $1.7 \times$  higher.

A comparison with a similar-scale (10 s million parameters) 869 model as ours is possible against the *llama2.c* [45]  $_{870}$ implementation of the TinyStories-15M model on a 871 Samsung Galaxy Watch 4, demonstrated to achieve 872 22.1 token per second [46] using an Exynos W920 dual- 873 core ARM Cortex-A55 processor [47]. Neglecting the power 874 consumption of dynamic random access memory (DRAM) 875 accesses, only considering a power consumption of 300 mW 876 per core in Samsung 5 nm technology [48], we estimate the 877 power consumption during inference as 600 mW. Under this 878 assumption, the Galaxy Watch 4 achieves an energy efficiency 879 of 27 mJ per token, 55× lower than ours. Normalizing for the 880 operations per token, our energy efficiency is 13.4× greater, 881 even though the Exynos W920 is implemented in an advanced 882 Samsung 5 nm technology node. 883

## VII. CONCLUSION

884

In this work, we presented Deeploy, a novel compiler <sup>885</sup> for DNNs allowing broad customizability of deployment <sup>886</sup> flows. We presented the integration of Siracusa, a heterogeneous RISC-V SoC featuring an octa-core compute cluster <sup>888</sup> and an NPU. We demonstrate the deployment of a SLM <sup>889</sup> trained on the TinyStories dataset on Siracusa, achieving <sup>890</sup> a state-of-the-art throughput of 340 token per second at an <sup>891</sup> average energy cost of  $490 \,\mu$ J per token in autoregressive inference mode by efficiently leveraging the on-chip <sup>893</sup> *KV* caching.

We further analysed the efficiency of our generated code <sup>895</sup> via microbenchmarks, achieving the data marshaling overheads of only 9% on the Transformer encoder layers, <sup>897</sup> even when fully utilizing both the cluster cores and NPU collaboratively. <sup>899</sup>

Finally, we demonstrated that while the data marshaling  $_{900}$  overheads are significant in the autoregressive inference mode,  $_{901}$  the energy savings compared to executing the generation phase  $_{902}$  of SLM in the parallel mode outweigh this drawback, reducing  $_{903}$  the energy cost per token by  $26 \times$  while increasing throughput  $_{904}$  by  $23 \times$ .

In the future work, we plan to leverage Deeploy's flexibility 906 <sup>907</sup> to support emerging computer architecture innovations, such as <sup>908</sup> multiaccelerator SoCs integrating compute-in memory (CIM) 909 macros.

#### REFERENCES

- H. Touvron et al., "Llama 2: Open foundation and fine-tuned chat 911 [1] models," Jul. 2023, arXiv:2307.09288, 912
- [2] 913
- A. Q. Jiang et al., "Mixtral of experts," Jan. 2024, *arXiv:2401.04088*. G. Team et al., "Gemini: A family of highly capable multimodal [3] 914 models," Dec. 2023, arXiv:2312.11805. 915
- Y. Chen et al., "EEGFormer: Towards transferable and interpretable 916 [4] large-scale EEG foundation model," Jan. 2024, arXiv:2401.10278. 917
- C. Wang et al., "BrainBERT: Self-supervised representation learning for 918 [5] intracranial recordings," in Proc. 11th Int. Conf. Learn. Represent., 2022, 919 pp. 1-22. 920
- M. Ahn et al., "Do as I can, not as I say: Grounding language in robotic 921 [6] affordances," in Proc. Conf. Robot Learn., 2022, pp. 1-34. 922
- [7] D. Driess et al., "PaLM-E: An embodied multimodal language 923 model," in Proc. 40th Int. Conf. Mach. Learn., vol. 202, 2023, 924 np. 8469-8488 925
- R. Eldan and Y. Li, "TinyStories: How small can language models be 926 [8] and still speak coherent english?" May 2023, arXiv:2305.07759. 927
- P. Zhang, G. Zeng, T. Wang, and W. Lu, "TinyLlama: An open-source 928 [9] small language model," Jan. 2024, arXiv:2401.02385. 929
- Y. LeCun, "Deep learning hardware: Past, present, and future," in Proc. 930 [10] IEEE Int. Solid-State Circuits Conf., 2019, pp. 12-19. 931
- J. Choquette, "NVIDIA Hopper H100 GPU: Scaling performance," IEEE 932 11 Micro, vol. 43, no. 3, pp. 9-17, May 2023. 933
- 934 [12] N. Jouppi et al., "TPU v4: An optically reconfigurable supercomputer for machine learning with hardware support for embeddings," in Proc. 935 50th Annu. Int. Symp. Comput. Archit., 2023, pp. 1-14. 936
- 937 [13] A. S. Prasad et al., "Siracusa: A 16 nm heterogenous RISC-V SoC for extended reality with at-MRAM neural engine," Dec. 2023, 938 arXiv:2312.14750 939
- 940 [14] K. Ueyoshi et al., "DIANA: An end-to-end energy-efficient digital and ANAlog hybrid neural network SoC," in Proc. IEEE Int. Solid-State 941 Circuits Conf., vol. 65, 2022, pp. 1-3. 942
- C. Lattner et al., "MLIR: Scaling compiler infrastructure for domain 943 [15] 944 specific computation," in Proc. IEEE/ACM Int. Symp. Code Gener. Optim. (CGO), 2021, pp. 2-14. 945
- 946 [16] T. Chen et al., "TVM: An automated end-to-end optimizing compiler 947 for deep learning," in Proc. 13th USENIX Conf. Oper. Syst. Design 948 Implement., 2018, pp. 579-594.
- 949 [17] S. Han, H. Mao, and W. J. Dally, "Deep compression: Compressing deep neural network with pruning, trained quantization and Huffman 950 coding," in Proc. 4th Int. Conf. Learn. Represent., 2016, pp. 1-14. 951
- R. Firoozi et al., "Foundation models in robotics: Applications, chal-952 [18] lenges, and the future," Dec. 2023, arXiv:2312.07843. 953
- N. Tekin et al., "A review of on-device machine learning for IoT: An 954 [19] energy perspective," Ad Hoc Netw., vol. 153, Feb. 2024, Art. no. 103348. 955
- [20] A. Gholami et al., "A survey of quantization methods for efficient neural 956 network inference," in Low-Power Computer Vision. Boca Raton, FL, 957
- USA: Chapman and Hall, 2022. 958 S. Kim et al., "I-BERT: Integer-only BERT quantization," in Proc. 38th 959 [21]
- Int. Conf. Mach. Learn., 2021, pp. 5506-5518. 960
- S. R. Jain, A. Gural, M. Wu, and C. H. Dick, "Trained quantization [22] 961 thresholds for accurate and efficient fixed-point inference of deep neural 962 networks," in Proc. Mach. Learn. Syst., 2020, pp. 1-17. 963
- Y. Li et al., "BRECQ: Pushing the limit of post-training quantization [23] 964 by block reconstruction," in Proc. Int. Conf. Learn. Represent., 2020, 965 pp. 1-16. 966
- G. Xiao, J. Lin, M. Seznec, H. Wu, J. Demouth, and S. Han, 967 [24] "SmoothQuant: Accurate and efficient post-training quantization for 968
- large language models," in Proc. 40th Int. Conf. Mach. Learn., 2023, 969 pp. 38087-38099. 970

- [25] A. Howard et al., "Searching for MobileNetV3," in Proc. IEEE/CVF Int. 971 Conf. Comput. Vis. (ICCV), 2019, pp. 1314-1324. 972
- [26] J. Lin, W.-M. Chen, H. Cai, C. Gan, and S. Han, "Memory-efficient 973 patch-based inference for tiny deep learning," in Proc. Adv. Neural Inf. 974 Process. Syst., vol. 34, 2021, pp. 2346-2358. 975
- [27] E. Flamand et al., "GAP-8: A RISC-V SoC for AI at the edge of the 976 IoT," in Proc. IEEE 29th Int. Conf. Appl.-Specif. Syst., Archit. Process. 977 (ASAP), 2018, pp. 1-4. 978
- [28] A. Burrello, A. Garofalo, N. Bruschi, G. Tagliavini, D. Rossi, and 979 F. Conti, "DORY: Automatic end-to-end deployment of real-world 980 DNNs on low-cost IoT MCUs," IEEE Trans. Comput., vol. 70, no. 8, 981 pp. 1253-1268, Aug. 2021. 982
- [29] Q. Huang et al., "CoSA: Scheduling by constrained optimization 983 forspatial accelerators," in Proc. 48th Annu. Int. Symp. Comput. Archit., 984 2021, pp. 554-566. 985
- [30] M. Maas, U. Beaugnon, A. Chauhan, and B. Ilbeyi, "TelaMalloc: 986 Efficient on-chip memory allocation for production machine learning 987 accelerators," in Proc. 28th ACM Int. Conf. Archit. Support Program. 988 Lang. Oper. Syst., 2022, pp. 123-137. 989
- [31] M. D. Moffitt, "MiniMalloc: A lightweight memory allocator 990 for hardware-accelerated machine learning," in Proc. 28th ACM 991 Int. Conf. Archit. Support Program. Lang. Oper. Syst., 2024, 992 pp. 238-252. 993
- [32] R. David et al., "TensorFlow lite micro: Embedded machine learning 994 for TinyML systems," in Proc. Mach. Learn. Syst., vol. 3, 2021, 995 pp. 800-811,
- [33] A. Garofalo, G. Tagliavini, F. Conti, D. Rossi, and L. Benini, "XpulpNN: 997 Accelerating quantized neural networks on RISC-V processors through 998 ISA extensions," in Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE), 999 2020, pp. 186-191. 1000
- L. Lai, N. Suda, and V. Chandra, "CMSIS-NN: Efficient neural network 1001 [34] kernels for arm cortex-M CPUs," 2018, arXiv:1801.06601. 1002
- [35] M. Spallanzani et al., "QuantLab: A modular framework for training 1003 and deploying mixed-precision NNs," in Proc. TinyML Summit, 2022, 1004 p. 1. 1005
- [36] F. Angiolini, L. Benini, and A. Caprara, "An efficient profile-based 1006 algorithm for scratchpad memory partitioning," IEEE Trans. Comput.- 1007 Aided Design Integr. Circuits Syst., vol. 24, no. 11, pp. 1660-1676, 1008 Nov. 2005. 1009
- [37] A. Tumanov et al., "TetriSched: Global rescheduling with adaptive plan- 1010 ahead in dynamic heterogeneous clusters," in Proc. 11th Eur. Conf. 1011 Comput. Syst., 2016, pp. 1-16. 1012
- [381 "Mako templates for Python." Accessed: Mar. 24, 2024. [Online]. 1013 Available: https://github.com/sqlalchemy/mako/releases 1014
- [39] A. Vaswani et al., "Attention is all you need," in Proc. Adv. Neural Inf. 1015 Process. Syst., vol. 30, 2017, pp. 1-15. 1016
- [40] B. Zhang and R. Sennrich, "Root mean square layer normaliza- 1017 tion," in Proc. Adv. Neural Inf. Process. Syst., vol. 32, 2019, pp. 1-14. 1018
- [41] Banbury et al., "MLPerf tiny benchmark," Aug. 2021, 1019 C. arXiv:2106.07597 1020
- [42] E. Ruedas, "LLM pipelines: Seamless integration on embedded devices," 1021 presented at the Virtual Event, Mar. 2024. 1022
- X. Chu et al., "MobileVLM: A fast, strong and open vision language 1023 [43] assistant for mobile devices," Dec. 2023, arXiv:2312.16886. 1024
- Z. Liu et al., "MobileLLM: Optimizing sub-billion parameter 1025 [44] language models for on-device use cases," Feb. 2024, 1026 arXiv:2402.14905. 1027
- [45] A. Karpathy. "Llama2.c." Mar. 2024. [Online]. Available: https://github. 1028 com/karpathy/llama2.c 1029
- [46] Joey (e/ $\lambda$ ) [@shxf0072]. @Karpathy Llama2.c Running on Galaxy 1030 Watch 4. (Dec. 2023). [Online Video]. Available: https://t.co/ 1031 sMPCZM3WE4 1032
- "Samsung galaxy watch4 and watch4 classic teardown." iFixit. 1033 [471 Sep. 2021. [Online]. Available: https://url.zip/4befa14 1034
- [48] A. Frumusanu "The snapdragon 888 vs the exynos 2100: Cortex- 1035 X1 & 5nm-Who does it better?" Feb. 2021. [Online]. Available: 1036 https://www.anandtech.com/show/16463/snapdragon-888-vs-exynos-1037 2100-galaxy-s21-ultra 1038