NOVELLA: Nonvolatile Last-Level Cache Bypass for Optimizing Off-Chip Memory Energy

Aritra Bagchi[®], Ohm Rishabh[®], and Preeti Ranjan Panda[®]

Abstract-Contemporary multiprocessor systems-on-chips 2 (MPSoCs) continue to confront energy-related challenges, 3 primarily originating from off-chip data movements. Nonvolatile 4 memories (NVMs) emerge as a promising solution with their 5 high-storage density and low leakage, yet they suffer from slow 6 and expensive write operations. Writebacks from higher-level 7 caches and responses from off-chip memory create significant 8 contention at the shared nonvolatile last-level cache (LLC), 9 affecting system performance with increased queuing for critical 10 reads. Previous research primarily addresses the performance 11 issues by trying to mitigate contention through the bypassing 12 of NVM writes. Nevertheless, off-chip memory energy, one 13 of the most critical components of system energy, remains 14 unaddressed by state-of-the-art bypass policies. While certain 15 energy components, such as leakage and refresh, depend on 16 system performance, performance-optimizing bypass policies 17 may not ensure energy efficiency. Aggressive bypass decisions 18 aimed only at performance enhancement could degrade cache ¹⁹ reuse, potentially outweighing reductions in leakage and refresh 20 energies with the increase in off-chip dynamic energy. While 21 both performance and off-chip memory energy are influenced 22 by both cache contention and reuse, the tradeoffs for achieving 23 optimal performance versus optimal energy are different. We 24 introduce nonvolatile last-level cache bypass for optimizing 25 off-chip memory energy (NOVELLA), a novel bypass policy 26 for the nonvolatile LLC, to optimize off-chip memory energy 27 by exploiting tradeoffs between cache contention and reuse, 28 achieving a balance across different components of the energy. 29 Compared to a naïve no-bypass baseline, while state-of-the-art 30 reuse-aware bypass solutions reduce off-chip memory energy 31 consumption by up to 8%, and a contention- and reuse-aware 32 bypass baseline by 12%, NOVELLA achieves significant energy 33 savings of 21% across diverse SPEC workloads.

³⁴ *Index Terms*—Cache bypass, energy-efficient memory systems, ³⁵ last-level cache (LLC), memory, nonvolatile memory (NVM).

Manuscript received 11 August 2024; accepted 12 August 2024. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Aritra Bagchi.*)

Aritra Bagchi is with the Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi 110016, India (e-mail: aritra. bagchi@cse.iitd.ac.in).

Ohm Rishabh is with the Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi 110016, India (e-mail: ohm.v@alumni.iitd.ac.in).

Preeti Ranjan Panda is with the Department of Computer Science and Engineering and the Khosla School of IT, Indian Institute of Technology Delhi, New Delhi 110016, India (e-mail: panda@cse.iitd.ac.in).

Digital Object Identifier 10.1109/TCAD.2024.3446720

I. INTRODUCTION

C YSTEM-LEVEL energy efficiency is a pivotal aspect of 37 modern SoC design. Although contemporary multiprocessor systems-on-chips (MPSoCs) integrate several processor 39 cores and accelerators, off-chip data movements remain the 40 energy Achilles heel, responsible for over 60% of the total 41 system energy [1]. Last-level cache (LLC) serves as the final 42 line of defense against expensive off-chip accesses, making 43 the requirement for larger LLCs crucial in today's systems. 44 As conventional technologies, such as SRAM and DRAM, 45 consume excessive leakage power when scaled, nonvolatile memory (NVM) technologies, such as STT-MRAM, PCM, 47 DWM, ReRAM, and FeRAM, have received serious research 48 attention because of their higher-storage densities and low-49 leakage power. However, NVMs suffer from major limitations. 50 STT-MRAM, which offers the highest endurance among all 51 other NVMs and emerges as one of the most promising 52 alternatives to SRAM in designing future LLCs, still struggles 53 with inefficient write operations, which are $2-5 \times$ slower than 54 reads [2], [3]. 55

Fig. 1 illustrates the architectural overview of our MPSoC. 56 The first two levels of caches (L1, L2) are private to each 57 processor core, whereas the LLC is shared among all cores. 58 As fast access speed is a crucial requirement for private 59 caches, they are typically implemented with SRAM. To meet 60 emerging applications' demand for reducing costly off-chip 61 memory accesses through larger LLCs, we target an NVM 62 implementation for the LLC, which offers more density at 63 low leakage. When a core requests data, it first checks its 64 private caches. If the data is not found (cache miss), a read 65 request (Arrow (1)) is sent to the LLC, where it is enqueued 66 into the *request queue*. If the data is present in the LLC 67 (cache hit), it responds to the corresponding L2 cache with the 68 requested data. Otherwise, the request is sent to the off-chip 69 main memory. Upon fetching the data from the main memory, 70 a response arrives back at the LLC. The LLC controller 71 then creates a copy of the response data and forwards it 72 to the requesting core for maintaining its progress (Arrow 73 (3)). The original response is inserted into the *response* 74 queue for later writing (Arrow (4)). Apart from responses, 75 evictions from L2 caches generate another source of NVM 76 write operations, known as writebacks, which are enqueued 77 into the request queue (Arrow (2)). Because NVM writes are 78 $2-5 \times$ slower than reads (shown in different colors, Fig. 1), writebacks and responses contend with read requests for the 80 available LLC bandwidth, introducing longer queueing delays 81

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Overview of system architecture. *Writebacks* from higher-level caches and *responses* from off-chip main memory exacerbate LLC contention, delaying critical *reads*, and affecting overall system performance.

⁸² for critical reads, thereby creating performance bottlenecks.
⁸³ Such contention is a major concern even in contemporary
⁸⁴ MPSoCs with SRAM LLCs [4], [5], [6], and gets aggravated
⁸⁵ in next-generation MPSoCs with NVM LLCs.

Prior works unanimously focused on improving system 86 ⁸⁷ performance or reducing NVM cache energy [3], [7], [8], [9], ⁸⁸ neglecting off-chip memory energy considerations. However, 89 across our real-world workloads, off-chip memory accounts 90 for 64% of the total memory-system energy, with LLC 91 contributing only around 9%. The off-chip memory energy 92 comprises three components: 1) static; 2) dynamic; and 3) 93 refresh. Static and refresh energies, accounting for 60% of 94 the total off-chip memory energy, correlate closely with 95 overall system performance, while the dynamic component influenced by LLC reuse, which controls the volume of 96 is 97 off-chip memory traffic. Prior bypass policies either overem-⁹⁸ phasize cache reuse [3], [7], [10], [11], or mitigate contention ⁹⁹ for enhancing system performance at the expense of cache ¹⁰⁰ reuse [6]. An excessively aggressive bypass, despite having the 101 potential for enhancing performance, could affect cache reuse 102 and overpower improvements in static and refresh energies ¹⁰³ with the increase in dynamic memory energy (DynE). Both 104 performance and off-chip memory energy are influenced by 105 cache contention and reuse, but the tradeoffs for optimizing 106 performance versus energy differ. We exploit this tradeoff in 107 NOVELLA, a dynamic cache bypass policy for NVM writes, 108 to mitigate off-chip memory energy bottlenecks and help ¹⁰⁹ scale next-generation systems against the memory power wall. 110 In an NVM cache, any write operation creates bottlenecks, NOVELLA is designed to make bypass decisions for 111 SO sources of NVM writes. Our major contributions are 112 all 113 summarized as follows.

 While existing bypass policies for NVM cache focus only on performance and/or cache energy, we, to the best of our knowledge, are the first to primarily target optimizing off-chip memory energy through NVM cache bypass.

- A balance across different memory energy components ¹¹⁹ is manifested by tradeoffs between the implications of ¹²⁰ bypass decisions on NVM cache reuse and contention. ¹²¹ We investigate these tradeoffs and exploit them in ¹²² NOVELLA. ¹²³
- Energy implications of bypassing different sources of 124 NVM writes vary across different workloads. We iden-125 tify and leverage such application-specific tradeoffs in 126 NOVELLA.
- 4) To model the asymmetric implications of NVM reads 128 and writes on shared LLC contention, we enhanced the 129 cache timing model of the gem5 simulator and plan to 130 make an open-source release of the enhancement. 131

The remainder of this article is organized as follows. ¹³² Section II summarizes relevant prior works, Section III motivates ¹³³ the key energy tradeoff, Section IV discusses the proposed ¹³⁴ policy, and Section V presents its hardware implementation. ¹³⁵ Section VI covers the experimental setup, evaluation, results, ¹³⁶ and overheads, followed by the conclusion in Section VII. ¹³⁷

II. RELATED WORK

138

Prior works addressed NVM cache performance and energy 139 challenges primarily through hardware-based approaches [3], 140 [8], [12], [13], emphasizing cache bypass techniques to address 141 inefficient NVM writes. Korgaonkar et al. [3] proposed write 142 congestion aware bypass (WCAB), which, based on the 143 average occupancy of the request queue and the liveness of 144 data, bypasses writebacks to mitigate NVM cache contention. 145 WCAB primarily focused on enhancing system performance 146 but also estimated its impact on memory energy, serving as 147 one of our baselines in Section VI. Using sampling predictors, 148 Ahn et al. [7] bypassed various sources of redundant NVM 149 writes to reduce NVM cache energy. Zhang et al. [9] designed 150 an NVM cache bypass technique based on a theoretical model 151 of data reuse statistics. Analytically estimating the benefits 152 of caching data in terms of their impact on access latency, 153 Wang et al. [8] proposed a runtime bypass policy for NVM 154 writes. A selective NVM cache inclusion policy is designed 155 by Cheng et al. [14] to store only a subset of data from higherlevel caches for improving NVM cache energy. 157

Bypass policies have also been explored for conventional 158 caches. Wu et al. [10] proposed a signature-based hit pre- 159 dictor (SHiP), which associates each cache reference with a 160 signature, incrementing a counter on hits and decrementing 161 on evictions without reuse. SHiP bypasses a cache fill if its 162 signature corresponds to a counter of value zero, anticipating 163 distant reuse. Li et al. [11] proposed a bypass policy that tracks 164 reuse distances of cache fills and associated victims, caching 165 data only when the fill has incurred reuse distance less than 166 that of associated victims in the past. Park et al. [15] proposed 167 a bypass first policy (BFP), bypassing fills by default, and 168 caching them later if they are predicted to offer spatial or 169 temporal reuse. Bagchi et al. [6] proposed a response bypass 170 mechanism that dynamically exploits the tradeoff between 171 cache contention and reuse to enhance system throughput, 172 addressing contention concerns overlooked by other policies. 173 These policies are considered baselines in Section VI. 174



Fig. 2. Motivational example demonstrating off-chip memory energy and performance profiles of two SPEC workloads (from Table III). In (a), performance enhancements lead to overall energy efficiency when LLC reuse (which controls dynamic energy) is minimally impacted. In (b), bypassing NVM writes of certain types degrades LLC reuse significantly, increasing DynE so much that it outweighs reductions in static and refresh energies achieved through performance enhancement. This motivates the need for balancing different off-chip memory energy components to achieve overall energy efficiency.

In hybrid SRAM-NVM caches, write-intensive data are 175 176 dynamically identified and migrated to SRAM for mitigating NVM write overheads [13], [16]. NVM caches are 177 178 also implemented with regions of different retention times, 179 while placing data according to the cache access pat-180 tern [12], [17], [18]. Zhou et al. [19] proposed a circuit-level optimization to proactively terminate redundant NVM writes. 181 182 Zero-valued NVM cache data are encoded by Jung et al. [20] 183 to save NVM write energy. To circumvent DRAM scal-184 ing issues, high-density NVMs (e.g., PCM) have been 185 explored for main memories [21]. Researchers also explored 186 energy-aware memory controller policies. Wu et al. [22] 187 dynamically migrated memory pages to consolidate shorter 188 idle periods into longer ones, therefore exploiting the low-189 power states to control the background power consumption. 190 Lai et al. [23] demoted ranks with less critical reads to lowpower modes, while prioritizing the service of critical reads 191 ¹⁹² for maintaining performance. Energy-aware memory controller ¹⁹³ policies [22], [23] are orthogonal to our cache bypass-based ¹⁹⁴ approach and could be applied in parallel for further energy 195 efficiency.

196

III. MOTIVATION

For next-generation NVM caches, bypass techniques 197 198 are shown to be beneficial for improving overall system 199 performance as well as reducing cache energy consump-200 tion [3], [7], [8], [9], both of which are synergistic objectives for cache bypass policies. These bypass policies circumvent 201 202 the performance penalties of slow NVM writes, reducing the 203 cache leakage energy, while also reducing the cache dynamic energy as a direct consequence of bypassing some NVM 204 writes. Nevertheless, prior works did not explore the potential 205 ²⁰⁶ of NVM cache bypass in addressing off-chip memory energy, which is the most challenging system energy bottleneck. 207

For an LLC, which is shared by an increasing number 209 of cores and accelerators, both contention and reuse are

crucial system-level factors controlling the consumption of 210 off-chip memory energy. Bypassing NVM writes aggressively 211 could alleviate LLC contention and reduce the consump- 212 tion of static and refresh components of off-chip memory 213 energy through improvements in overall system performance. 214 However, aggressive bypass could disturb LLC reuse (or local- 215 ity) and, if not controlled carefully, could outweigh the energy 216 efficiency achieved through performance improvements. Also, 217 while the latencies for multiple off-chip memory accesses can 218 be hidden (memory-level parallelism), the energy overheads 219 cannot be hidden in the same manner as delays. Therefore, an 220 energy-efficient bypass policy for NVM LLC should carefully 221 consider this key tradeoff. Based on profiling of real-world 222 SPEC applications (from the pool of evaluation workloads 223 in Table III, Section VI-A) with a state-of-the-art NVM 224 cache bypass solution [3] and a few baseline strategies, we 225 demonstrate the tradeoff in detail as follows. 226

Fig. 2 illustrates the trends in different components of 227 off-chip memory energy alongside corresponding trends in 228 system performance measured as the workload execution 229 time. Fig. 2a and b show energy and performance profiles 230 of two SPEC workloads, i.e., mixes 10 and 2, respectively, 231 from Table III, Section VI-A. Energy components are plotted 232 along the left Y-axis (in nanojoules), while the normalized 233 execution time is shown along the right Y-axis. In Fig. 2, 234 the DynE, influenced by overall LLC reuse, is depicted 235 separately in each bar plot, while the static and refresh 236 energies, both dependent on overall execution time, are com- 237 bined (StatE + RefE). For each mix, results across four 238 different cache bypass policies are presented along the X-axis. 239 While WCAB [3] is the state-of-the-art NVM cache bypass 240 policy, the other three are constructed by us. The aggressive 241 writeback bypass (AWB) bypasses writebacks aggressively, 242 writing all responses. Conversely, aggressive response bypass 243 (ARB) bypasses responses, caching all writebacks. The no- 244 bypass baseline (NBB) is a naïve policy serving as a global 245 baseline. NBB does not apply any bypass, writing all data to 246

²⁴⁷ NVM cache. The execution time of each policy is normalized ²⁴⁸ relative to that of NBB.

In Fig. 2(a), we observe that the dynamic off-chip memory 249 ²⁵⁰ energy remains almost the same in NBB and WCAB, whereas AWB and ARB lead to a 4% reduction and a 9% increment 251 ²⁵² in the dynamic off-chip memory energy compared to NBB. As the implications of these bypass strategies on LLC locality 253 ²⁵⁴ are similar, the dynamic energy does not undergo drastic variations. WCAB, AWB, and ARB mitigate NVM LLC 255 ²⁵⁶ contention to varying extents, resulting in 2%, 19%, and 44% ²⁵⁷ improvements in overall execution time, respectively, over 258 NBB. As a result, the static and refresh energies are also ²⁵⁹ reduced almost proportionally, leading to overall improve-260 ments in off-chip memory energy consumption by 2%, 14%, ²⁶¹ and 25% over NBB for WCAB, AWB, and ARB, respectively. 262 In summary, Fig. 2(a) demonstrates a real-world execution ²⁶³ scenario where improvements in overall system performance ²⁶⁴ lead to reductions in off-chip memory energy, given the similar ²⁶⁵ impacts of bypass decisions on LLC locality.

Fig. 2(b) presents another scenario where different bypass 266 267 policies have considerably different implications for LLC ²⁶⁸ locality. For instance, WCAB enhances performance by 20% 269 over NBB, resulting in a 14% reduction in overall off-chip ²⁷⁰ memory energy consumption compared to NBB. Similarly, for 271 AWB, a 27% reduction in the overall execution time leads 272 to a 17% reduction in the consumption of off-chip memory 273 energy. For WCAB and AWB, despite the dynamic component $_{274}$ of off-chip memory energy increasing over NBB by $1.71 \times$ and $_{275}$ 3.25×, respectively, the improvements in system performance ²⁷⁶ successfully translate to overall energy reductions. However, 277 the situation differs significantly for ARB, which, in its attempt 278 to mitigate LLC contention through ARB, disrupts cache 279 locality to such an extent that the dynamic off-chip memory $_{280}$ energy escalates by a factor of $21.68 \times$ over NBB. This drastic deterioration in dynamic energy outweighs the comparatively 281 282 smaller reductions in the other two performance-dependent 283 energy components (static and refresh), leading to a 43% ²⁸⁴ increase in overall off-chip memory energy. Fig. 2(a) and (b) 285 emphasize the tradeoffs between different components of off-286 chip memory energy, with one being dependent on LLC 287 reuse and the other two being correlated to overall system ²⁸⁸ performance. Also, bypassing different sources of NVM writes 289 (writebacks versus responses) explores this tradeoff dispropor-290 tionately for different workloads. This important observation ²⁹¹ motivates us to develop an adaptive bypass policy for NVM ²⁹² LLC that strategically exploits this tradeoff and dynamically 293 modulates its emphasis on mitigating LLC contention and ²⁹⁴ maintaining LLC reuse so as to reduce the consumption of ²⁹⁵ off-chip memory energy across diverse workloads.

296

IV. PROPOSED METHODOLOGY

We introduce nonvolatile LLC bypass for optimizing off-chip memory energy (NOVELLA), which dynamically bypasses NVM writes to reduce off-chip memory energy consumption. NVM writes are significantly slower than reads, exacerbating LLC contention. Bypassing NVM writes could enhance performance by alleviating LLC contention. However, our focus is on reducing off-chip memory energy. By exploiting tradeoffs between LLC contention and reuse for balancing different memory energy components, NOVELLA achieves overall energy efficiency.

A. Key Ideas and Execution Scenarios

307

We present an overview of NOVELLA by illustrating different execution scenarios and how NOVELLA adapts its bypass decision for different sources of NVM writes across these scenarios. For this purpose, we consider three categories of real-world applications: 1) LLC agnostic (LA); 2) LLC heavy (LH); and 3) memory heavy (MH). While LA applications produce less LLC contention, the other two result in significant contention. However, while LH applications lead to most of their memory accesses being served from LLC (high-LLC access rate with the majority producing hits), MH applications lead to most of their accesses being served from off-chip main memory (high-LLC access rate with the majority producing misses). The key ideas are summarized as follows.

- When MH applications are co-executed, there is already ³²¹ significant pressure on off-chip memory due to the ³²² majority of memory accesses being directed there, causing us to be conservative in bypassing both sources of ³²⁴ NVM writes. Although an aggressive bypass could mitigate LLC contention, it could worsen DynE significantly, ³²⁶ leading to overall energy inefficiency. ³²⁷
- 2) The two sources of NVM writes, writebacks and ³²⁸ responses, have asymmetric implications for off-chip ³²⁹ memory energy. While bypassing responses may ³³⁰ increase memory energy by compromising LLC locality ³³¹ and potentially losing future LLC hits, bypassed write- ³³² backs not only risk converting future LLC hits into ³³³ misses but also immediately increase off-chip memory ³³⁴ traffic, affecting off-chip memory energy in a more ³³⁵ direct way. ³³⁶
- 3) Responses exhibit a range of reuse patterns, with some ³³⁷ being more valuable than others. Certain responses may ³³⁸ be deemed *dead* if they are never referenced between ³³⁹ their fill and eviction. We prefer caching of more ³⁴⁰ important response data while potentially bypassing the ³⁴¹ rest. Such selective response writes could help mitigate ³⁴² LLC contention, but without increasing off-chip memory ³⁴³ traffic significantly. If the underlying reuse profile is ³⁴⁴ more diverse, selective writes could also enhance cache ³⁴⁵ locality by preventing premature evictions of useful data. ³⁴⁶
- 4) For the co-execution of LA applications, where the ³⁴⁷ majority of memory accesses are handled by private ³⁴⁸ caches, a significant portion of responses filled to LLC ³⁴⁹ are not reused from LLC. However, evicted cache lines ³⁵⁰ from private caches (writebacks) stored in LLC present ³⁵¹ more opportunities for reuse. Therefore, despite the main ³⁵² memory experiencing less pressure, we prefer caching ³⁵³ writebacks while selectively caching useful responses. ³⁵⁴

In Fig. 3, we present four execution scenarios: cases A (co- $_{355}$ execution of LH applications) and *B* (co-execution of MH $_{356}$ applications), *C* (co-execution of LH and MH applications), $_{357}$ and *D* (co-execution of LA applications) in Fig. 3(a)–(d), $_{358}$



Fig. 3. Illustrative example of NOVELLA, demonstrating NVM write bypass decisions across different execution scenarios. (a) *Case A:* As main memory experiences less pressure, we opt for writeback bypass because of their high contention and low-reuse potential, while selectively caching responses based on their predicted usefulness. (b) *Case B:* We opt for caching of writebacks and conservative bypassing of responses due to the main memory already experiencing significantly high pressure, generated by high volume of off-chip memory traffic. (c) *Case C:* We opt for caching of writebacks because of the off-chip memory experiencing considerable pressure, while selectively caching responses based on their predicted usefulness. (d) *Case D:* Despite the main memory experiencing low pressure, we prefer caching writebacks because of their higher-reuse potential, while selectively caching responses based on their predicted usefulness.

359 respectively. For a simpler representation, we do not show 360 private caches and cores separately but highlight LLC controllers, which comprise two different modules for making 361 ³⁶² bypass decisions for two different sources of NVM writes: 1) Writeback Bypass and 2) Response Bypass. These modules 363 control the flow of incoming NVM writes into their respective 364 365 controller queues (Req Queue and Resp Queue), enqueuing 366 a writeback or a response only if its data is decided to be ³⁶⁷ cached. For illustrative purposes, we show a four-core system. ³⁶⁸ In Fig. 3, conditional actions (e.g., enqueuing of responses) are ³⁶⁹ represented by *dotted* arrows, whereas actions that are always 370 performed (e.g., response forwarding, scheduling of pending 371 accesses from the queues into the NVM LLC, enqueuing of writebacks) are shown in *solid* arrows. While the thick dotted 372 373 arrow indicates frequent actions, thin dotted arrows represent ³⁷⁴ relatively infrequent ones. Building upon the ideas discussed ³⁷⁵ above, we outline NOVELLA's bypass decisions as follows.

1) Case A: In this case [Fig. 3(a)], responses are found 376 377 to be more crucial than writebacks from the perspective of 378 LLC data reuse. Writebacks, on the other hand, do not impact 379 LLC locality as strongly as responses do, but contribute more 380 toward LLC contention. As previously discussed (Point 1), the main memory experiences relatively less pressure in 381 382 case A because of LLC filtering the majority of memory accesses from reaching main memory. Therefore, we can 383 ³⁸⁴ afford to bypass writebacks (solid arrow in Fig. 3(a) directing writebacks toward the main memory) to alleviate the NVM 385 386 LLC contention. We take response reuse into considera-³⁸⁷ tion while making bypass decisions for them (Point 3). As 388 highlighted in Point 1, we have the liberty to be selec-389 tive in caching responses in case A [indicated by a thin 390 dotted arrow leading responses to the response queue in 391 Fig. 3(a)].

2) *Case B:* In this case [Fig. 3(b)], we experimentally 393 observe that even an aggressive form of writeback bypass 394 (such as AWB, discussed in Section III) could enhance system performance minimally, but ends up increasing off- 395 chip memory energy considerably. Therefore, because of the 396 critical impact of bypassing writebacks on memory energy 397 (Point 2), particularly in this scenario (Point 1), we prefer to 398 cache writebacks, as represented by the solid arrow following 399 writebacks into the LLC request queue in Fig. 3(b). On 400 the other hand, bypassing responses very aggressively helps 401 mitigate NVM LLC contention (and improve performance) 402 but at the expense of degraded LLC reuse, which might 403 outweigh the improvements in static and refresh energies 404 with increased DynE. Therefore, we are conservative also 405 in bypassing responses (Point 1), as indicated by the thick 406 dotted arrow in Fig. 3(b) leading responses to the response 407 queue. We prioritize caching writebacks, following the most 408 conservative approach, due to their asymmetrically stronger 409 impact on memory dynamic energy compared to the other 410 NVM write source (as indicated in Point 2). 411

3) Case C: In this diverse execution scenario [Fig. 3(c)], ⁴¹² we prefer caching writebacks [as shown by the solid arrow ⁴¹³ leading writebacks to the LLC request queue in Fig. 3(c)] ⁴¹⁴ because of their crucial impact on the energy of off-chip main ⁴¹⁵ memory (Point 2), which already experiences considerable ⁴¹⁶ memory traffic from MH applications (Point 1). As indicated ⁴¹⁷ in Point 3, responses exhibit diverse reuse behavior in this ⁴¹⁸ case. This creates opportunity for us to be selective in caching ⁴¹⁹ only useful responses, as shown in Fig. 3(c) by the thin dotted ⁴²⁰ arrow directing responses to the LLC response queue. ⁴²¹

4) Case D: In this scenario [Fig. 3(d)], although the coexecution of LA applications exerts less pressure on off-chip 423 main memory due to limited memory accesses beyond private 424 L2 caches, we prioritize caching writebacks [as shown by 425 the solid arrow leading writebacks to the request queue in 426 Fig. 3(d)] due to their high-LLC reuse potential (Point 4). 427 Meanwhile, responses demonstrate comparatively lower reuse 428 at LLC compared to writebacks, allowing us to be selective 429 in caching only useful response data. 430

431 B. NOVELLA Methodology

⁴³² The NOVELLA controller has two major components:

 Writeback Bypass: Each time an evicted dirty cache line from one of the higher-level caches arrives at NVM LLC, we make a decision regarding whether to write the data into LLC or bypass it. If the data is selected to be written, we insert the writeback into the request queue.
 Otherwise, we send the writeback to the main memory to store the updated data there.

2) Response Bypass: Whenever a response from the main 440 memory reaches NVM LLC, we immediately for-441 ward a copy of the data to the core waiting for it. 442 Simultaneously, we make a decision regarding whether 443 to write the data into LLC. If so, we insert the response 444 into the response queue. Otherwise, the response is 445 simply dropped, as the data has already been forwarded. 446 Based on the ideas discussed in Section IV-A, we make 447 448 runtime bypass decisions for writebacks and responses. This 449 involves identifying cases A, B, C, and D at runtime. While a

450 lower-LLC access rate indicates case D (co-execution of LA 450 lower-LLC access rate indicates case D (co-execution of LA 451 applications), higher-access rates correspond to the other three 452 scenarios, i.e., cases A, B, and C. Among these three cases, a 453 significantly low-LLC miss rate indicates case A (co-execution 454 of LH applications), a much higher-miss rate represents case 455 B (co-execution of MH applications), while intermediate miss 456 rate values correspond to case C (co-execution of both LH and 457 MH applications).

Algorithm 1 describes the steps involved in NOVELLA. 458 While Lines (1)-(7) capture the steps involved in *Writeback* 459 460 Bypass, Lines (8)- (21) discuss steps involved in Response 461 Bypass. When a writeback WAcc reaches NVM LLC (line $_{462}$ (1)), we check whether the LLC access rate (AR) is above a ⁴⁶³ threshold (AR_{Th}), and the miss rate (MR) is within a certain ⁴⁶⁴ lower threshold, i.e., MR_{ThL} (line (2)). If so, we identify 465 the execution scenario to be case A, and decide to bypass $_{466}$ W_{Acc} (line (5)). Because writebacks create significant LLC ⁴⁶⁷ contention in case A (discussed in Section IV-A1), such bypass 468 decisions help alleviate NVM LLC contention. However, in 469 case the data for W_{Acc} , i.e., W_{Blk} , is already present in LLC, 470 we invalidate the data to prevent any future request from $_{471}$ fetching stale data from the LLC (line (4)). In all other $_{472}$ execution scenarios (cases B, C, or D), we decide to cache $_{473}$ the writeback data, and therefore, insert W_{Acc} into the LLC $_{474}$ request queue (line (7)).

When a response W_{Acc} returns from the main memory con-476 taining the requested data, we create a copy of it $(W'_{Acc}$, line 477 (9) and forward it to the higher-level cache (line (10)). This 478 facilitates the requesting processor core to obtain data faster 479 and maintain progress. Meanwhile, we decide whether to write 480 the response or bypass it (Lines (11)- (21)). For this decision, 481 we estimate whether the response data is useful. In cases C 482 and D, we assess the usefulness of responses differently than 483 in the other two cases, as a single criterion is not effective 484 across all four cases (more insight in Section VI-B). Again, to 485 identify different execution scenarios, we use both LLC access 486 and miss rates. If the access rate (AR) is low, we identify the 487 scenario as case D (line (11)) and consult the reuse prediction

Algorithm 1: NOVELLA: Nonvolatile LLC Bypass for Optimizing Off-Chip Memory Energy Input: W_{Acc}: Write access to NVM LLC Input: W_{Blk}: Target LLC block for NVM write Input: MR: NVM LLC miss rate Input: AR: NVM LLC access rate **Input**: DeadC_{*Blk*}: Number of past dead fills for W_{Blk} Input: FillC_{Blk}: Number of past fills for W_{Blk} Input: RC: Predicted RC for WAcc Input: MR_{ThL} and MR_{ThH}: Lower and higher thresholds on NVM LLC miss rate Input: AR_{Th}: Threshold on NVM LLC access rate **Input**: DP_{*Th*}: Threshold on W_{*Blk*}'s dead probability // Writeback Bypass 1 if W_{Acc} is a writeback then if $MR < MR_{ThL} AND AR > AR_{Th}$ then 2 if $W_{Blk} \neq$ null then 3 Invalidate(W_{Blk}) // upon a cache 4 hit, invalidate the data 5 Send W_{Acc} to main memory else 6 Enqueue W_{Acc} to the request queue 7 8 else // Response Bypass 9 $W'_{Acc} = Copy(W_{Acc}) / / creating a$ forwardable copy of data Forward W'Acc to higher-level cache 10 if $AR \leq AR_{Th}$ then 11 if RC > 0 then 12 // data anticipated useful Enqueue W_{Acc} to the response queue 13 14 else 15 if $MR \ge MR_{ThL} AND MR < MR_{ThH}$ then if RC > 0 then 16 // data anticipated useful Enqueue W_{Acc} to the response queue 17 else 18 $\mathrm{DP}_{Blk} = \left(\frac{\mathrm{DeadC}_{Blk}}{\mathrm{FillC}_{Blk}}\right)$ 19 if $DP_{Blk} < DP_{Th}$ then 20 // data anticipated useful Enqueue W_{Acc} to the response queue 21

table (RPT), a small buffer maintaining the reuse history of 468 certain prior responses [11]. Each RPT entry comprises a 3- 469 bit saturating counter. We index into the RPT using hashed 490 instruction program counter (PC) of the incoming response. 491 Initially, all the reuse counters in RPT are reset to 0. If the 492 against an existing entry in the RPT, the corresponding counter 494 is incremented. When RPT becomes full and there is a need 495 to allocate a new entry, we evict the oldest entry. So, when the 496



Fig. 4. Hardware implementation of NOVELLA controller. Demultiplexers (1) and (12) execute the decisions taken for LLC writebacks and responses, respectively, regarding whether to bypass them or insert them into their respective controller queues for LLC writes. The critical path is shown in red.

⁴⁹⁷ access rate is low, we decide to bypass W_{Acc} if its predicted 498 reuse (RC) is zero; otherwise, we enqueue W_{Acc} into the ⁴⁹⁹ response queue for writing data later (line (13)). If the access ₅₀₀ rate is high (line (14)), and the miss rate lies in between MR_{ThL} ⁵⁰¹ and MR_{ThH} (line (15)), we identify the scenario as case C 502 and decide to write responses of nonzero reuse count (RC), $_{503}$ as estimated from RPT (line (17)). When the access rate is ⁵⁰⁴ high (line (14)), but the miss rate is below MR_{ThL} (case A) 505 or above $M\bar{R}_{ThH}$ (case B), we assess the usefulness of the ⁵⁰⁶ response fill by calculating the current probability of it being dead, i.e., DP_{Blk}, based on the fill history. To compute the 507 508 dead-probability, we divide the number of dead fills so far for the cache block (Dead C_{Blk}) by the number of times the block 509 510 is filled so far (FillC_{Blk}), as indicated in line (19). A block-511 fill is marked dead if we observe no reuse for it before its 512 eviction. If the probability exceeds a certain threshold, DP_{Th} , 513 we anticipate the fill to be dead and decide to bypass the $_{514}$ response. Otherwise (line (20)), we insert the response into ⁵¹⁵ the response queue for a future write (line (21)). While AR_{Th} 516 is decided from LLC access profiles of our workloads, the size of the RPT, miss rate thresholds (MR_{ThL} and MR_{ThH}), 518 and dead probability threshold (DP_{Th}) are determined through 519 sensitivity analysis.

V. CONTROLLER IMPLEMENTATION

520

In Fig. 4, we illustrate the implementation of NOVELLA controller. The miss and access rates of NVM LLC (MR, AR) and the other thresholds are available as registers inside the LLC controller. Using gate (5), we identify whether the execution scenario resembles case A, and, based on the output of (5), demultiplexer (1) decides whether to send the ⁵²⁶ writeback to the main memory (bypass) or enqueue it into the ⁵²⁷ request queue (write). To maintain functional correctness, we ⁵²⁸ send a control signal from the bypass path of the demultiplexer ⁵²⁹ (1) to the LLC so as to invalidate the existing cache block in ⁵³⁰ case of an LLC hit. In Fig. 4, this control signal, named *Inv*, ⁵³¹ is represented by a dotted blue line. ⁵³²

The output of AND gate (7) indicates case C, while the 533 output of gate (6) represents cases A or B. Combining the 534output of gate (7) and the output of comparator (4) which 535 indicates the access rate to be within AR_{Th} (i.e., case D), 536 OR gate (8) represents scenarios where NOVELLA consults 537 the RPT to estimate the reuse of an incoming response. 538 For that, we use hashed instruction PC of the instruction 539 corresponding to the response cache block as our signature. 540 The bit-width of the signature determines the size of the RPT, 541 with RPT containing 2^{K} entries if the signature is of K bits. In 542 Section VI-F, we empirically determine K with a sensitivity 543analysis. If the predicted reuse (RC) is greater than zero, we 544 signal the demultiplexer (12), through gates (9) and (11), to 545 consider caching the response and enqueue it into the response 546 queue. If RC is zero, we signal the demultiplexer (12) to 547 drop the response (bypass). For cases A or B, indicated by the $_{548}$ outcome of gate (6), we estimate the dead probability (DP) of 549 the response fill using the cache block's fill history, recorded 550 as additional cache metadata. We signal demultiplexer (12), 551 through gates (10) and (11), to bypass the response if the 552 dead probability is beyond the threshold DP_{Th}. If a response 553 is decided to be bypassed, we simply drop the response 554 (represented in Fig. 4 by the symbol \otimes), as the data for every 555 response is forwarded to the cores. 556

For any incoming NVM LLC write, NOVELLA's decisions 557 can be processed in parallel to the actual service of accesses 558 from the controller queues. Such decisions involve combinational circuits (the critical path is highlighted in Fig. 4), and 560 the only scenario it lies on the critical path is when there are 561 no pending accesses in any of the controller queues and the 562 LLC is idle. However, in our experiments across diverse SPEC 563 workloads, we did not observe this scenario. 564

VI. EXPERIMENTS AND RESULTS

A. Setup

We use the gem5 simulator for experimental evaluation. ⁵⁶⁷ Table I captures the details of our underlying system architecture. Essential cache parameters are collected from CACTI ⁵⁶⁹ and NVSim for 22 nm technology node. To measure DRAM ⁵⁷⁰ energy consumption, we use DRAMPower [24] tool, which ⁵⁷¹ extracts from gem5 performance counters necessary for the ⁵⁷² energy calculation. We use gem5's system emulation (SE) ⁵⁷³ mode, which offers limited support for SPEC CPU 2017 ⁵⁷⁴ benchmarks. Therefore, we use SPEC CPU 2006 benchmarks, ⁵⁷⁵ known to offer memory access characteristics comparable ⁵⁷⁶ to that of SPEC CPU 2017 benchmarks [25]. We fast-⁵⁷⁷ forward through 1 billion instructions, warm up caches for an ⁵⁷⁸ additional 150 million instructions, and subsequently execute ⁵⁷⁹ 250 million instructions for any workload. For characterizing ⁵⁸⁰

565



Fig. 5. Comparison of DRAM energy consumption for NOVELLA and other baselines.

TABLE I System Configurations

System	Configuration						
Unit							
CPU	8 X86@2 GHz out-of-order CPU cores						
L1	Private, 32KB L1-D/I, 64B cache line, 8-way set-						
(SRAM)	associative, parallel-access, tag and data latency 1 cycle,						
	MSHR queue size 4						
L2	Private, 256KB, 64B cache line, 8-way set-associative,						
(SRAM)	parallel-access, tag latency 1 cycle, data latency 2 cycles						
	MSHR queue size 8						
L3	shared, 8MB, SRAM tag and STT-MRAM data arrays,						
(STT-	64B cache line, 16-way set-associative, sequential-access,						
MRAM)	non-inclusive, tag latency 2 cycles, data read latency 9						
	cycles, data write latency 25 cycles, MSHR and response						
	queue size 64						
Main	DDR3, 1600MHz, 8GB, single channel, 2 ranks/channel,						
Memory	8 banks/rank, page size 1KB.						
(DRAM)							

TABLE II SPEC WORKLOAD CATEGORIZATION

Category	Benchmarks					
L3 Agnostic (LA)	povray, sphinx3, namd, sjeng, astar, gobmk, wrf, bzip2, dealII, gromacs, hmmer, GemsFDTD					
L3 Heavy (LH)	gamess, soplex, omnetpp					
Memory Heavy (MH)	milc, zeusmp, bwaves, libquantum, leslie3d, mcf, lbm					

⁵⁸¹ benchmarks (Table II), we execute them in a standalone 582 environment. While LA applications send fewer accesses to 583 the LLC, LH and MH applications have most of their accesses 584 producing LLC hits and misses, respectively. NOVELLA 585 estimates cache miss rate from performance counters collected 586 for cumulative LLC miss and access counts. While this ⁵⁸⁷ approach captures the long-term behavior of LLC miss rates, 588 NOVELLA's reuse-aware careful bypass decisions disturb 589 LLC reuse minimally, preserving the sanctity of the classifica-590 tion (e.g., preventing LH workloads from being misclassified as MH). Baselines WCAB [3]. SHiP [10]. OBM [11]. 591 592 BFP [15], COBRRA [6] and NBB are already discussed in ⁵⁹³ Sections II and III. We use two different sets of workloads: ⁵⁹⁴ 1) sensitivity and 2) evaluation. The sensitivity set consists 595 of 32 workloads [26] for determining the values of policy 596 parameters (Section VI-F). Once parameters are finalized, a set of 12 evaluation workloads (Table III) is used for the ⁵⁹⁷ final evaluation. Both sets are diverse in their compositions, ⁵⁹⁸ created randomly, with more representatives from LH and ⁵⁹⁹ MH applications, which are more interesting to us than LA ⁶⁰⁰ applications that have limited interactions with LLC. We select ⁶⁰¹ a different set for determining parameters to demonstrate that ⁶⁰² parameters tuned on any similar set can effectively work on ⁶⁰³ the evaluation set. ⁶⁰⁴

605

B. Overall DRAM Energy

Fig. 5 illustrates the comparison of total DRAM energy consumption of NOVELLA against six baseline policies across 12 607 evaluation workloads. The Y-axis shows normalized DRAM 608 energy, calculated by dividing each policy's DRAM energy 609 by that of naïve NBB, with the X-axis showing different 610 workloads. As shown in Fig. 5, while WCAB [3], SHiP [10], 611 OBM [11], BFP [15], and COBRRA [6] reduce the overall 612 DRAM energy consumption by 4%, 4%, 6%, 8%, and 12%, 613 respectively, over NBB, NOVELLA, with a significant energy 614 gain of 21%, outperforms all baselines. While WCAB, SHiP, 615 OBM, and BFP overlook LLC contention, emphasizing LLC 616 reuse, COBRRA, designed for an SRAM LLC, does not 617 address all sources of NVM writes and focuses specifically on 618 system throughput, leading to suboptimal energy gains. 619

For workloads entirely consisting of LH applications (mixes 620 2 and 3), bypassing writebacks is more energy-efficient. The 621 AWB policy, discussed in Section III, offers a 28% energy gain 622 for these mixes, while ARB increases DRAM energy by 25%. 623 As shown in Fig. 5, WCAB achieves an average energy gain of 624 14% over NBB. For these LH workloads, BFP and OBM yield 625 energy gains of 8% and 1%, respectively, while SHiP increases 626 the DRAM energy by 7%. Although COBRRA exploits the 627 tradeoff between LLC contention and reuse, it increases 628 DRAM energy by 5% because it aggressively bypasses 629 responses and caches writebacks. Nevertheless, NOVELLA, 630 with adaptive bypass decisions for the two sources of NVM 631 writes, i.e., writebacks and responses, achieves an energy 632 saving of 28% across these workloads, outperforming state- 633 of-the-art techniques by significant margins. 634

Across workloads consisting entirely of MH applications 635 (mixes 4 and 5), aggressive bypassing (especially of write- 636 backs) is energy-inefficient. While aggressively bypassing 637

TABLE III EVALUATION WORKLOADS

Mix No.	Core 1	Core 2	Core 3	Core 4	Core 5	Core 6	Core 7	Core 8
mix1	wrf	astar	dealII	namd	gromacs	dealII	dealII	sphinx3
mix2	omnetpp	gamess	omnetpp	gamess	omnetpp	soplex	gamess	gamess
mix3	omnetpp	omnetpp	omnetpp	soplex	omnetpp	omnetpp	omnetpp	gamess
mix4	libquantum	mcf	lbm	zeusmp	bwaves	libquantum	leslie3d	bwaves
mix5	leslie3d	mcf	libquantum	bwaves	milc	zeusmp	lbm	bwaves
mix6	dealII	gobmk	astar	astar	dealII	bzip2	gamess	gamess
mix7	hmmer	bwaves	mcf	leslie3d	lbm	zeusmp	leslie3d	leslie3d
mix8	gamess	zeusmp	milc	leslie3d	libquantum	mcf	libquantum	zeusmp
mix9	gamess	gamess	omnetpp	lbm	bwaves	libquantum	mcf	zeusmp
mix10	soplex	gamess	omnetpp	gamess	lbm	zeusmp	zeusmp	mcf
mix11	gamess	omnetpp	omnetpp	soplex	soplex	soplex	bwaves	leslie3d
mix12	mcf	zeusmp	wrf	sjeng	hmmer	omnetpp	omnetpp	soplex



Fig. 6. Comparison of DRAM dynamic energy consumption for NOVELLA and other baselines.

writebacks is found to increase DRAM energy by 8% (AWB
of Section III), WCAB, with conservative writeback bypass,
shows marginal energy gain. While reuse-emphasizing bypass
policies, such as SHiP, OBM, and BFP offer energy gains
of 8%, 12%, and 13%, respectively, over NBB, COBRRA
increases DRAM energy by 1%, reinforcing the inefficiency of
aggressive bypass decisions for these workloads where DRAM
is already burdened with LLC misses. However, NOVELLA
achieves a 13% reduction in DRAM energy consumption.

For mixes 8-11 co-executing LH and MH applications, 648 NOVELLA offers 27%, 24%, 26%, 25%, and 3% higher-649 energy gain over baselines WCAB, SHiP, OBM, BFP, and 650 COBRRA, respectively. Selective caching of responses proves 651 energy-efficient for these workloads. For mix1 (LA workload), 652 while WCAB increases DRAM energy by 1%, SHiP, OBM, 653 BFP, COBRRA, and NOVELLA produce energy reductions 654 worth 5%, 1%, 10%, 4%, and 3%, respectively, over NBB.

NOVELLA achieves 9% and 14% higher-energy reductions over bypass strategies using only RPT and only DP, respectively. DP captures a long-term history of response fills, making it suitable for careful bypassing of responses in cases A and B, while the short-term history of fills captured by RPT facilitates the preferred ARB for cases C and D. In cases A and B, the RPT-based reuse criterion tends to bypass responses in an overly aggressive way (82.7% on average), leading to overall energy inefficiency, particularly due to significantly high-DRAM dynamic energy (up to an 8.42× increase over NBB), whereas the DP-based criterion follows a more balanced bypass approach, which is preferred in such scenarios. Conversely, for cases C and D, the DP-based overly 667 conservative bypass (1.44% of responses) is significantly less 668 efficient than NOVELLA's RPT-based bypass approach, which 669 benefits such workloads by bypassing 67% of responses. This 670 is why we use RPT in cases C and D and DP in cases A and 671 B to determine dead response fills. 672

We evaluated NOVELLA's energy gains across 5-, 6-, 7-, 673 9-, and 10-core workloads (apart from 8-core workloads), and 674 observed DRAM energy reductions of 8%, 13%, 16%, 21%, 675 21%, and 19% compared to NBB across 5-, 6-, 7-, 8-, 9-, and 676 10-core workloads, respectively. 677

C. DRAM Energy Breakdown

Figs. 6 and 7 show normalized consumption of different 679 DRAM energy components for the policies across evaluation 680 workloads. Fig. 6 shows that WCAB, SHiP, COBRRA, and 681 NOVELLA increase DRAM dynamic energy by 7%, 33%, 682 17%, and 22%, respectively, while OBM and BFP reduce it 683 by 3% and 5%. Fig. 7 exhibits that WCAB, SHiP, OBM, BFP, 684 COBRRA, and NOVELLA reduce DRAM static and refresh 685 energies by 5%, 9%, 9%, 9%, 27%, and 32%, respectively, 686 compared to NBB. 687

Despite increasing DRAM dynamic energy by 35% for 6688 LH workloads (mixes 2 and 3), WCAB achieves a 14% 6699 overall energy gain by reducing the other energy components 6900 by 16%. SHiP increases DRAM dynamic energy by 3.7×691 compared to NBB, while only marginally reducing other 692 energy components, increasing DRAM energy by 7%. For 693



Fig. 7. Comparison of DRAM static and refresh energy consumption for NOVELLA and other baselines.



Fig. 8. Summary of key tradeoffs. The LLC miss rate trends align with the DRAM dynamic energy (blue lines), while the performance speedup strongly influences static and refresh energies together (green lines).

694 these mixes, OBM and BFP reduce DRAM's dynamic energy 695 by 4% and 3%, and combined static and refresh energies 696 by 1% and 8%, respectively, over NBB. For these mixes, 697 responses contribute significantly to LLC reuse. COBRRA's 698 ARB increases dynamic energy by 69%, but fails to reduce static and refresh energies sufficiently, resulting in a 5% 699 700 increase in total DRAM energy over NBB. NOVELLA's adaptive strategy of bypassing writebacks aggressively and 701 ⁷⁰² responses carefully increases dynamic energy by $3.07 \times$ over 703 NBB, but reduce the other energy components by 36%, ⁷⁰⁴ resulting in a 28% overall energy gain across these workloads. For workloads consisting solely of MH applications (mixes 705 and 5), While WCAB minimally impacts different energy 706 4 707 components, SHiP improves both dynamic and combined static and refresh energies by 4% and 12%, respectively, over 708 709 NBB, showing an overall energy savings of 8%. OBM and 710 BFP reduce dynamic energy by 11% and 12% and static and 711 refresh energies by 14% and 13%, achieving overall energy 712 gains of 12% and 13%, respectively, over NBB. COBRRA's 713 ARB increases DRAM dynamic energy by 34%, and, despite 27% reduction in static and refresh energy components, 714 a 715 the overall DRAM energy still increases by 1% compared 716 to NBB. Because of high-DRAM traffic volume, aggressive 717 bypass decisions prove energy inefficient. Surpassing all these 718 energy gains, as shown in Figs. 6 and 7, NOVELLA reduces 719 both DRAM energy components by 13%, emphasizing the efficiency of dead-probability based conservative response 720 bypass for these workloads. 721

For mixes 8-11, co-executing LH and MH applications, 722 while WCAB shows marginal effects (within $\pm 1\%$) on dif- 723 ferent energy components, SHiP increases DRAM dynamic 724 energy by 5% but achieves a 4% overall energy saving with 725 an 8% reduction in static and refresh energies. OBM and BFP, 726 with minimal impact on dynamic energy and 4% reductions 727 in combined static and refresh energies, offer overall energy 728 gains of 2% and 3%, respectively. Caching responses very 729 selectively proves energy efficient for these mixes. While 730 COBRRA increases dynamic energy by 2% and reduces 731 other energies by 42%, with an overall energy gain of 25%, 732 NOVELLA, with its RPT-based bypassing of dead response 733 fills, improves dynamic and static energy components by 2% 734 and 43%, respectively, achieving an overall energy gain of 735 27% over NBB. 736

D. Summary of Key Trade-Offs

Fig. 8 summarizes the key tradeoff between reusedependent (dynamic energy) and performance-dependent 739 components (static and refresh energies) of DRAM energy. 740 While the left Y-axis shows normalized consumption of 741 various DRAM energy components, the right Y-axis displays 742 percentage improvements in execution time and percentage 743

744 increases in NVM LLC miss rate. Different baseline policies 745 are represented along the X-axis, with naïve NBB serving as 746 the global baseline. WCAB, SHiP, OBM, BFP, COBRRA, and 747 NOVELLA result in normalized static and refresh energies 748 (combined) of 0.95, 0.91, 0.91, 0.91, 0.73, and 0.68, respec-⁷⁴⁹ tively (solid green trend line, Fig. 8). This strongly correlates ⁷⁵⁰ with the performance speedups of 6%, 10%, 9%, 9%, 28%, ⁷⁵¹ and 33%, respectively (dotted green trend line, Fig. 8). The 752 correlation is high, because of these energy components being 753 almost proportional to the overall execution time. NOVELLA 754 reduces average access delays at DRAM, LLC, L2, and L1 755 caches by 13%, 55%, 43%, and 43%, respectively, compared 756 to NBB. Since accesses are served in parallel at different 757 memory levels, these delays are inherently parallel. WCAB, 758 SHiP, OBM, BFP, COBRRA, and NOVELLA result in nor-759 malized DRAM dynamic energy of 1.07, 1.33, 0.97, 0.95, 760 1.17, 1.22 (solid blue trend line in Fig. 8), correlating with 761 the trend observed in increases in LLC miss rate of 0.33%, 762 2.82%, 0.46%, -0.52%, 6.31%, and 5.71% by WCAB, SHiP, 763 OBM, BFP, COBRRA, and NOVELLA, respectively, over 764 NBB (dotted blue line in Fig. 8).

The trend in overall DRAM energy is determined by the read trends within its energy components. Therefore, in Fig. 8, read the solid black line lies in between the solid blue and read green lines. Because the combined static and refresh energy read is more dominant than the dynamic energy, the overall rad energy trend aligns more closely with the trend in these two rad components. However, performance efficiency alone is not sufficient for achieving energy efficiency. Our comprehensive rad experimental analysis demonstrates that neither reuse-aware rad prior bypass policies, such as WCAB, SHiP, OBM, and BFP, rad nor contention- and reuse-aware policies, such as COBRRA, rad enter the most energy-efficient, underscoring the effectiveness rad NOVELLA.

778 E. LLC and Memory-System Energy

Across our workloads, DRAM, LLC, L2, and L1 caches 779 780 consume 63.59%, 8.48%, 4.92%, and 23.01% of the whole memory-system energy, respectively. NOVELLA consistently 781 782 reduces the static energy components of DRAM and all 783 levels of caches by mitigating NVM LLC contention and 784 improving execution time. Performance improvement reduces 785 LLC leakage energy by 33%, and bypassing of expensive 786 NVM writes reduces LLC dynamic energy by 41% compared 787 to NBB, resulting in an overall LLC energy reduction of 34% 788 over NBB. While NOVELLA reduces energy consumption of 789 whole memory hierarchy by 20% over NBB, our optimizations 790 are independent of processor energy consumption, and there-791 fore, can be applied together with core energy optimization 792 techniques for a system-wide energy efficiency.

793 F. Parameter Selection

Parameters of NOVELLA are determined through experiments across 32 sensitivity workloads, discussed as follows: *1) Miss Rate Thresholds:* MR_{*ThL*} is varied in {0, 0.05, 0.1, 796 0.2, 0.3, 0.4, 0.5}, resulting in energy gains of 8.6%, 11.2%, 798 11.6%, 8.8%, 8.9%, 7.9%, and 2.4%, respectively. Higher values, such as 0.8 and 1.0, increase the memory energy by ⁷⁹⁹ 2.4% and 6.1%, respectively, due to AWB. Therefore, we set ⁸⁰⁰ MR_{*ThL*} = 0.1 which leads to the highest-energy reduction. ⁸⁰¹ MR_{*ThH*} is varied in the range 0.3-1 with a gap of 0.05 in ⁸⁰² between, resulting in the energy gain to vary within 5%–12%. ⁸⁰³ We select MR_{*ThH*} = 0.8 as it produces the highest-energy ⁸⁰⁴ gain. ⁸⁰⁵

2) Dead Probability Threshold: We observe the energy ⁸⁰⁶ gain to be 10.1%, 9.5%, 11.6%, 11.3%, 11.2%, and 9.2%, ⁸⁰⁷ respectively, for DP_{Th}'s value of 0.1, 0.2, 0.3, 0.4, 0.5, and ⁸⁰⁸ 0.6. We opt for DP_{Th} = 0.3 as it leads to the maximum energy ⁸⁰⁹ gain. ⁸¹⁰

3) Reuse Predictor Table Size: We experiment with the 811 signature width (*K*) being 7, 8, 9, 10, 11, 12, 13, and 14 LSBs 812 of the instruction PC. RPTs of 128, 256, 512, 1024, 2048, 813 4096, 8192, and 16384 entries result in energy gain of 5%, 5%, 814 6%, 6%, 4%, 12%, 13%, and 12%, respectively. We choose 815 RPT's size to be 4096 in order to reduce hardware overhead, 816 without significantly sacrificing energy gain. 817

G. Overhead

NOVELLA's decisions do not lie on the critical path because ⁸¹⁹ they are evaluated in parallel with the service of accesses ⁸²⁰ from LLC controller queues. NOVELLA's energy and area ⁸²¹ overheads are estimated using Synopsys technology library, ⁸²² CACTI, and NVSim for 22nm technology. 9-bit fill and 6bit dead counters are added to each LLC line as additional ⁸²⁴ metadata, increasing tag array size from 720 KB to 960 KB. ⁸²⁵ NOVELLA's storage (flip-flops, RPT) and logic units incur an ⁸²⁶ area overhead of 0.0792 mm², which is 3% of total LLC area ⁸²⁷ (2.64 mm²). Across our workloads, DRAM consumes 0.297 ⁸²⁸ J of energy, with NOVELLA adding an overhead of 0.0035 J, ⁸²⁹ which is 1.18% of the total DRAM energy. ⁸³⁰

VII. CONCLUSION

831

818

Addressing energy bottlenecks related to off-chip memory accesses is crucial for sustainable computing. NOVELLA reduces off-chip memory energy by exploiting tradeoffs between LLC contention and reuse through NVM write bypass. Across SPEC workloads, NOVELLA achieves 21% and 10.23% higher-energy-savings compared to a no-bypass solution and a state-of-the-art bypass solution, respectively. We show that performance-optimal aggressive bypass policies are not energy-optimal. In the future, we plan to investigate a coordinated approach for energy-efficiency, involving both LLC and DRAM controllers. We also plan to study the problem in the presence of both demand and prefetch traffic. 840

References

- 844
- A. Boroumand et al., "Google workloads for consumer devices: 845 Mitigating data movement bottlenecks," in *Proc. 23rd Int. Conf. Archit.* 846 *Support Program. Lang. Oper. Syst.*, 2018, pp. 316–331. 847
- [2] A. Salahvarzi, M. Khosroanjam, A. M. H. Monazzah, H. Beitollahi, 848 U. Y. Ogras, and M. Fazeli, "WiSE: When learning assists resolving STT-MRAM efficiency challenges," *IEEE Trans. Emerg. Topics* 850 *Comput.*, vol. 11, no. 1, pp. 43–55, Jan.–Mar. 2023. 851
- K. Korgaonkar et al., "Density tradeoffs of non-volatile memory as a ssz replacement for SRAM based last level cache," in *Proc. ACM/IEEE 45th* 853 *Annu. Int. Symp. Comput. Archit. (ISCA)*, 2018, pp. 315–327.

- [4] S. Tiwari, S. Tuli, I. Ahmad, A. Agarwal, P. R. Panda, and
 S. Subramoney, "REAL: REquest arbitration in last level caches," *ACM Trans. Embedded Comput. Syst.*, vol. 18, no. 6, pp. 1–24, 2019.
- [5] G. Modi, A. Bagchi, N. Jindal, A. Mandal, and P. R. Panda,
 "CABARRE: Request response arbitration for shared cache management," *ACM Trans. Embedded Comput. Syst.*, vol. 22, no. 5S, pp. 1–24, 2023.
- [6] A. Bagchi, D. Joshi, and P. R. Panda, "COBRRA: Contention-aware cache bypass with request-response arbitration," *ACM Trans. Embedded Comput. Syst.*, vol. 23, no. 1, pp. 1–30, 2024.
- J. Ahn, S. Yoo, and K. Choi, "DASCA: Dead write prediction assisted
 STT-RAM cache architecture," in *Proc. IEEE 20th Int. Symp. High Perform. Comput. Archit. (HPCA)*, 2014, pp. 25–36.
- [8] J. Wang, X. Dong, and Y. Xie, "OAP: An obstruction-aware cache management policy for STT-RAM last-level caches," in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*, 2013, pp. 847–852.
- [9] C. Zhang, G. Sun, P. Li, T. Wang, D. Niu, and Y. Chen, "SBAC: A statistics based cache bypassing method for asymmetric-access caches," in *Proc. Int. Symp. Low Power Electron. Design*, 2014, pp. 345–350.
- 874 [10] C.-J. Wu, A. Jaleel, W. Hasenplaugh, M. Martonosi, S. C. Steely Jr.,
- and J. Emer, "SHiP: Signature-based hit predictor for high performance
 caching," in *Proc. 44th Annu. IEEE/ACM Int. Symp. Microarchitecture*,
 2011, pp. 430–441.
- 876 [11] L. Li, D. Tong, Z. Xie, J. Lu, and X. Cheng, "Optimal bypass monitor
 879 for high performance last-level caches," in *Proc. 21st Int. Conf. Parallel*880 *Archit. Compilation Techn.*, 2012, pp. 315–324.
- [12] K. Kuan and T. Adegbija, "HALLS: An energy-efficient highly adaptable
 last level STT-RAM cache for multicore systems," *IEEE Trans. Comput.*,
 vol. 68, no. 11, pp. 1623–1634, Nov. 2019.
- ⁸⁸⁴ [13] J. Ahn, S. Yoo, and K. Choi, "Write intensity prediction for energyefficient non-volatile caches," in *Proc. Int. Symp. Low Power Electron. Design (ISLPED)*, 2013, pp. 223–228.
- [14] H.-Y. Cheng et al., "LAP: Loop-block aware inclusion properties for energy-efficient asymmetric last level caches," *ACM SIGARCH Comput. Archit. News*, vol. 44, no. 3, pp. 103–114, 2016.
- 890 [15] J. J. K. Park, Y. Park, and S. Mahlke, "A bypass first policy for energy-
- efficient last level caches," in *Proc. Int. Conf. Embedded Comput. Syst.*
- 892 Archit. Model. Simulat. (SAMOS), 2016, pp. 63–70.

- Z. Wang, D. A. Jiménez, C. Xu, G. Sun, and Y. Xie, "Adaptive placement 893 and migration policy for an STT-RAM-based hybrid cache," in *Proc.* 894 *IEEE 20th Int. Symp. High Perform. Comput. Archit. (HPCA)*, 2014, 895 pp. 13–24.
- [17] K. Kuan and T. Adegbija, "LARS: Logically adaptable retention time 897 STT-RAM cache for embedded systems," in *Proc. Design, Autom. Test* 898 *Europe Conf. Exhibit. (DATE)*, 2018, pp. 461–466.
- [18] M. Baranwal, U. Chugh, S. Dalal, S. Agarwal, and H. K. Kapoor, 900
 "DAMUS: Dynamic allocation based on write frequency in multi-901 retention STT-RAM based last level caches," in *Proc. 22nd Int. Symp.* 902 *Qual. Electron. Design (ISQED)*, 2021, pp. 469–475.
- P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "Energy reduction for STT-RAM using early write termination," in *Proc. Int. Conf. Comput.-Aided* 905 *Design*, 2009, pp. 264–268.
- [20] J. Jung, Y. Nakata, M. Yoshimoto, and H. Kawaguchi, "Energy-efficient 907 spin-transfer torque RAM cache exploiting additional all-zero-data 908 flags," in *Proc. Int. Symp. Qual. Electron. design (ISQED)*, 2013, 909 pp. 216–222. 910
- [21] D. Shin, H. Jang, K. Oh, and J. W. Lee, "An energy-efficient dram cache 911 architecture for mobile platforms with PCM-based main memory," ACM 912 Trans. Embedded Comput. Syst., vol. 21, no. 1, pp. 1–22, 2022.
- [22] D. Wu, B. He, X. Tang, J. Xu, and M. Guo, "RAMZzz: Rank-aware 914 DRAM power management with dynamic migrations and demotions," 915 in *Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal.*, 2012, 916 pp. 1–11. 917
- [23] C.-Y. Lai, G.-Y. Pan, H.-K. Kuo, and J.-Y. Jou, "A read-write aware 918 DRAM scheduling for power reduction in multi-core systems," in 919 *Proc. 19th Asia South Pacific Design Autom. Conf. (ASP-DAC)*, 2014, 920 pp. 604–609. 921
- [24] K. Chandrasekar et al., "DRAMPower: Open-source DRAM power & 922 energy estimation tool," Nov. 2022. [Online]. Available: https://github.
 923 com/tukl-msd/DRAMPower
 924
- [25] A. Limaye and T. Adegbija, "A workload characterization of the SPEC 925 CPU2017 benchmark suite," in *Proc. IEEE Int. Symp. Perform. Anal.* 926 Syst. Softw. (ISPASS), 2018, pp. 149–158.
- [26] A. Bagchi, O. Rishabh, and P. R. Panda, "NOVELLA: Non-volatile lastlevel cache bypass for optimizing off-chip memory energy." Jul. 2024.
 [Online]. Available: https://github.com/marg-tools/NOVELLA