# ARTEMIS: A Mixed Analog-Stochastic In-DRAM Accelerator for Transformer Neural Networks

Salma Afifi<sup>(D)</sup>, *Graduate Student Member, IEEE*, Ishan Thakkar<sup>(D)</sup>, *Member, IEEE*, and Sudeep Pasricha<sup>(D)</sup>, *Fellow, IEEE* 

Abstract—Transformers have emerged as a powerful tool for 1 2 natural language processing (NLP) and computer vision. Through 3 the attention mechanism, these models have exhibited remarkable 4 performance gains when compared to conventional approaches 5 like recurrent neural networks (RNNs) and convolutional neural 6 networks (CNNs). Nevertheless, transformers typically demand 7 substantial execution time due to their extensive computations 8 and large memory footprint. Processing in-memory (PIM) and 9 near-memory computing (NMC) are promising solutions to accel-10 erating transformers as they offer high-compute parallelism and 11 memory bandwidth. However, designing PIM/NMC architectures 12 to support the complex operations and massive amounts of data 13 that need to be moved between layers in transformer neural 14 networks remains a challenge. We propose ARTEMIS, a mixed 15 analog-stochastic in-DRAM accelerator for transformer models. 16 Through employing minimal changes to the conventional DRAM 17 arrays, ARTEMIS efficiently alleviates the costs associated with 18 transformer model execution by supporting stochastic computing 19 for multiplications and temporal analog accumulations using a 20 novel in-DRAM metal-on-metal capacitor. Our analysis indicates 21 that ARTEMIS exhibits at least 3.0× speedup, and 1.8× lower 22 energy compared to GPU, TPU, CPU, and state-of-the-art PIM 23 transformer hardware accelerators.

24 Index Terms—In-DRAM processing, processing in memory, 25 stochastic computing (SC), transformers.

#### I. INTRODUCTION

26

<sup>27</sup> **I** N RECENT years, the capabilities of transformer neural <sup>28</sup> networks have revolutionized the landscape of artificial <sup>29</sup> intelligence, eclipsing traditional architectures like recurrent <sup>30</sup> neural networks (RNNs) and convolutional neural networks <sup>31</sup> (CNNs) across a spectrum of sequence and vision-based <sup>32</sup> tasks [1]. Renowned models, such as BERT [2], ALBERT [3], <sup>33</sup> and GPT-4 [4], have emerged as leading solutions in natural <sup>34</sup> language processing (NLP), with unparalleled accuracies in <sup>35</sup> tasks ranging from machine translation to named entity <sup>36</sup> recognition and question-answering. Transformers have also

Manuscript received 8 August 2024; accepted 9 August 2024. This work was supported by the National Science Foundation (NSF) under Grant CNS-2139167. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Salma Afifi.*)

Salma Afifi and Sudeep Pasricha are with the Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO 80523 USA (e-mail: salma.afifi@colostate.edu; sudeep@colostate.edu).

Ishan Thakkar is with the Department of Electrical and Computer Engineering, University of Kentucky, Lexington, KY 40506 USA (e-mail: igthakkar@uky.edu).

Digital Object Identifier 10.1109/TCAD.2024.3446719

demonstrated success across various visual tasks, facilitated <sup>37</sup> by the implementation of vision transformers (ViTs) [5]. <sup>38</sup>

1

However, as the pursuit of higher accuracies leads to 39 the development of increasingly complex transformer neural 40 networks, a surge in model size and parameter count has 41 been observed. Large transformer networks, designed to cap-42 ture intricate relationships within ever-expanding sequences, 43 demand billions of parameters [3], [4]. Yet, this exponential 44 growth in parameters is not without consequences. With each 45 increase in model size and sequence length, the communica-46 tion overhead required to move parameters between memory 47 and compute units becomes a bigger bottleneck. Notably, the 48 energy consumption linked to data transfers between proces-49 sors and off-chip memory now exceeds that of a floating-point 50 operation by a factor of two orders of magnitude [6]. 51

Current ASIC and FPGA-based accelerators tailored for 52 transformers, such as [7] and [8], encounter challenges 53 stemming from restricted parallelism and constrained off-54 chip memory bandwidth, thereby limiting their acceleration 55 capabilities. In contrast, memory-based acceleration meth-56 ods, such as processing in-memory (PIM) and near-memory 57 computing (NMC), have shown great potential for speeding 58 up transformer execution by exploiting extensive parallelism, 59 reducing data movement costs, and offering scalable memory 60 bandwidth [9], [10], [11]. In-DRAM processing, in particular, 61 is of significant interest as it leverages and extends a ubiquitous 62 memory component (i.e., DRAM) found in all computing plat-63 forms. However, this approach presents two major challenges: 64 1) executing the intensive operations required by transformers 65 and 2) efficiently managing intramemory data movement. 66

Transformer models involve a combination of multiply-and-67 accumulate (MAC) operations along with complex functions, 68 such as reduction and Softmax. Previous research has inte-69 grated MAC operations within DRAM bit-cell arrays using 70 sense amplifiers (S/As) [6]. This approach necessitates the 71 digital implementation of MAC operations in DRAM-based 72 PIM accelerators, which is achieved by decomposing a single 73 MAC operation into multiple functionally complete memory 74 operation cycles (MOCs) [6], [9]. Consequently, this approach 75 leads to a heightened number of MOCs for MAC operations in 76 state-of-the-art in-DRAM processing architectures, presenting 77 a significant challenge. Moreover, implementing functions like 78 reduction and Softmax digitally within DRAM bit-cell arrays 79 is not straightforward. Integrating embedded logic within the 80 DRAM blocks to leverage NMC offers a possible solution to 81 this challenge. However, this can lead to a large added area

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. <sup>83</sup> overhead. Also, effectively orchestrating dataflow, scheduling,
<sup>84</sup> and managing the data movement and various operations in
<sup>85</sup> both PIM and NMC contexts presents a complex and nontrivial
<sup>86</sup> task. Although the hierarchical structure of DRAM allows for
<sup>87</sup> highly parallelized execution across multiple DRAM banks,
<sup>88</sup> the movement of data is severely limited by the single
<sup>89</sup> bus shared among all banks. Traditional PIM methodologies
<sup>90</sup> typically employ layer-based dataflow schemes. However, due
<sup>91</sup> to the large number of parameters in transformer models, such
<sup>92</sup> dataflows can result in over 60% of the transformer's inference
<sup>93</sup> execution time consumed in data movement alone [9].

In this article, we present ARTEMIS, the first in-DRAM 94 95 accelerator that uses mixed analog-stochastic computations 96 for accelerating transformer neural networks. Due to trans-97 formers' distinctive architecture of transformers and their <sup>98</sup> intensive reliance on MAC computations, ARTEMIS employs 99 stochastic computing (SC) for multiplication operations. This 100 allows our accelerator to perform a single multiply operation 101 in 34 ns instead of 1600 ns with traditional in-DRAM <sup>102</sup> PIM solutions [6]. Accumulations are performed using a <sup>103</sup> temporal analog accumulation approach which significantly 104 reduces data movement overheads and enables fast and accu-105 rate successive data accumulations. To further address the 106 intramemory data movement bottleneck, an optimized token-107 based dataflow tailored for the stochastic-analog computational 108 flow, is implemented. Memory resources are thus assigned 109 for computations across different layers based on the input 110 tokens [9], [10]. Accordingly, each memory bank processes 111 and stores the intermediate results related to a specific set 112 of tokens, thereby reducing the amount of data transferred 113 between layers. In summary, our work makes the following 114 novel contributions: 1) we design a novel in-DRAM hard-115 ware accelerator called ARTEMIS by combining principles 116 of stochastic and analog computing, to accelerate multiple 117 existing variants of transformer neural networks; 2) we develop novel in-DRAM analog accumulation unit by repurposing a 118 a 119 custom metal-oxide-metal capacitor (MOMCAP) specifically 120 for analog computing; 3) we efficiently combine dataflow and control mechanisms and implement intra- and inter-121 122 bank microarchitectures to reduce data movement latencies 123 and energy overheads; and 4) we demonstrate that our 124 proposed architecture outperforms GPU, TPU, CPU, and 125 several state-of-the-art PIM transformer neural network accel-126 erators through a comprehensive comparison.

The remainder of this article is organized as follows. Resolution 127 The remainder of this article is organized as follows. Resolution 128 Section II provides a background on transformers, SC, DRAM structures, and accelerating transformers using PIM. Resolution 130 Section III describes the ARTEMIS framework and our resolution efforts at the device, circuit, and architecture resolution and results of the experiments conducted, simulation setup, resolution v resolution v resolution v resolution remarks.

#### 135

# II. BACKGROUND

# 136 A. Transformer Neural Networks

The original Transformer neural network model [1] is based on *L* layers of encoder and decoder blocks as shown in Fig. 1.



Fig. 1. Transformer neural network architecture overview.

The encoder transforms the input sequence into a coherent 139 continuous representation of tokens, which is subsequently 140 processed by the decoder. As the decoder executes, it iter- 141 atively generates a single output while incorporating the 142 preceding outputs. The two main subblocks in the encoder 143 and decoder blocks are the multihead attention (MHA) and 144 feed forward (FF) layers. The MHA layer implements the self- 145 attention mechanism which has gained significant traction in 146 sequence learning and NLP, particularly in scenarios where 147 long-term memory is essential. The input to the MHA layer 148  $(I \in \mathbb{R}^{N \times D})$  with N number of tokens, is first processed by 149 three linear layers. The linear layers generate the query ( $Q \in {}_{150}$  $R^{N \times D}$ , key  $(K \in R^{N \times D})$ , and value  $(V \in R^{N \times D})$  matrices 151 by multiplying the input matrix I by weight matrices ( $W^Q \in {}_{152}$  $\vec{R}^{D \times D}$ ),  $(\vec{W}^K \in R^{D \times D})$ , and  $(W^V \in R^{D \times D})$ , respectively. The 153 MHA is composed of H number of heads where the dimension 154 D is split across all heads. The scaled dot-product attention is 155 then computed as follows: 156

Head(I) = attention(Q, K, V) = softmax 
$$\left( QK^T / \sqrt{D} \right)$$
.V. (1) 157

The output of the MHA is the concatenation of the selfattention heads' outputs, followed by a linear layer. The FF 159 layer consists of two dense layers with a RELU activation in 160 between. 161

Newer transformer-based pretrained language models, such <sup>162</sup> as BERT and its variants [2], [3], adopt a configuration <sup>163</sup> consisting solely of the transformer encoder block and a <sup>164</sup> classification output layer. Similarly, the ViT model also <sup>165</sup> employs *L* encoder layers, followed by a multilayer perceptron. <sup>166</sup> The ViT model inputs are sequence vectors representing an <sup>167</sup> image [5]. <sup>168</sup>

169

# B. Stochastic Computing

SC simplifies computational complexity by utilizing 170 extended sequences of individual bits to represent numerical 171 values. By trading off precision and representation density, SC 172 can achieve simpler logic design and lower-power consumption. Consequently, it has received a lot of attention recently 174 in fields, such as image/signal processing, control systems, 175 deep neural networks (DNNs), and general-purpose computing [13], [14]. A system utilizing SC typically encapsulates 177 three main steps: 178

1) Data Generation and Representation: SC employs 179 extended independent bit-streams to represent real numbers 180 181 probabilistically, with the occurrence rates of 1 s and 0 s
182 within the streams representing the corresponding real values.
183 Equation (2) and (3) outline examples for stochastically
184 representing two binary numbers

<sup>185</sup> 
$$X_1 = \frac{6}{10} \rightarrow x_1(\text{stoch.}) = 0110101101$$
 (2)

20

$$X_2 = \frac{1}{10} \to x_2(\text{stoch.}) = 1010010001.$$
 (3)

Pseudo-random number generators like linear-feedback shift
registers (LFSRs) are frequently employed to generate the
stochastic numbers, but such methods are susceptible to
random variations, leading to inaccurate computations [15].
Alternatively, stochastic representations can be obtained deterministically using a decoder or a look-up table (LUT) which
eliminates the inaccuracies caused by random fluctuations or
correlations between bit-streams [15].

2) Stochastic Arithmetic Functions: SC performs compu-196 tations by statistically manipulating input bit-streams. Most 197 functions found in binary computing are also accommodated 198 within SC [16]. However, binary computing functions that 199 usually entail complex digital circuits can be performed with 200 SC using simple logic gates. For example, a multiplication 201 operation can be computed by a single AND gate using the 202 stochastic bitstreams. Multiplying the two numbers from (2) 203 and (3) would be computed as follows:

$$X_1 \times X_2 = x_1 \& x_2 = 0010000001 (= 0.2).$$

The product of  $X_1$  and  $X_2$  is expected to yield a real value of 0.24, yet the bitwise AND operation of  $x_1$  and  $x_2$ produces a result of 0.2. Thus, SC can experience a degree of precision loss. Within our ARTEMIS accelerator, we introduce methodologies aimed at overcoming such inaccuracies.

3) Stochastic to Binary Number Conversion: Stochastic 11 numbers involve a storage overhead of  $O(2^n)$  due to the 12 necessity of representing an *n*-bit real value with  $2^n$  bits. To 13 mitigate this overhead, operand storage in SC typically adopts 14 the binary format, necessitating stochastic-to-binary (S\_to\_B) 15 conversions of operands. Such conversions are often performed 16 using a popcount (PC) unit, which tallies the number of 1's in 17 a stochastic bitstream to derive the corresponding binary value. 18 However, PC units present several challenges due to their 19 high area, latency, and energy overheads [17], [18]. ARTEMIS 20 employs a low-overhead technique for S\_to\_B conversions.

While some prior works have started to explore SC for conventional DNN acceleration [13], [19], to the best of our knowledge, ARTEMIS represents the first architecture that tailors SC for accelerating transformer neural network models.

# 225 C. DRAM Structure and Operation

A DRAM chip features a hierarchical architecture consisting banks, subarrays, and tiles. Within each subarray, there exists a 2-D array of DRAM cells, each comprising an access transistor and a capacitor (1T1C). These subarrays are further divided into smaller tiles. The local bit-line, which encompasses multiple cells, is linked to an S/A that actively manipulates the charge while serving as a row buffer [20]. The baseline memory framework utilized in this work is Samsung's high-bandwidth memory (HBM) [12]. HBM usually comprises several stacks where each stack consists of a 4-layer 235 HBM chip. These stacks consist of multiple DRAM slices 236 positioned atop the base die, enabling significantly enhanced 237 bandwidth and reduced access latency compared to traditional 238 2-D DRAM configurations. Each chip is further divided into 239 channels and each channel is composed of several DRAM 240 banks. 241

A read operation in DRAM involves three phases: <sup>242</sup> 1) *precharge*; 2) *activate*; and 3) *restore*. During precharge, bit <sup>243</sup> lines are set to (Vdd/2). In the subsequent activate phase, bit <sup>244</sup> lines are released while the target cells are accessed. Charge <sup>245</sup> is then distributed between the cell and bit-line parasitic <sup>246</sup> capacitance. The S/A engages to detect and amplify the subtle <sup>247</sup> voltage variation. The amplified voltage variation is then <sup>248</sup> restored to the target cells in the restore phase. In a write <sup>249</sup> operation, S/As read and amplify data from the DRAM chip's <sup>250</sup> internal bus, which is written to the target cells during the <sup>251</sup> restore phase. <sup>252</sup>

### D. Memory-Based Computing

(4)

Memory-based computing systems have received significant 254 attention from both industry and academia. Such systems can 255 be broadly categorized into PIM and NMC architectures. PIM 256 embeds logic directly within the memory arrays, allowing it 257 to perform computations on the stored data without notable 258 data movement. It utilizes the inherent operations already 259 performed within the memory arrays (i.e., read and write) [21]. 260 NMC integrates logic in proximity of the memory system [22]. 261 This can entail placing compute units in the HBM's logic 262 die [23], in near-bank I/O, or in the near-subarray circuits 263 inside the memory bank [24]. NMC typically incurs a higher- 264 area overhead, but it still reduces the necessity for data 265 movement by performing computations closer to the data 266 storage location, without altering the tile structure. Despite 267 presenting some manufacturing challenges, recent advance- 268 ments in DRAM die-stacking technology, such as HBM, have 269 mitigated various concerns about practicality and cost [25]. 270

While DRAM-based in-memory computing has been widely 271 explored, alternative memory technologies have also received 272 much attention. For example, recent studies have shown that 273 some emerging nonvolatile memory technologies, including 274 ReRAM and phase change memory, possess capabilities 275 extending beyond mere storage functions. These technologies 276 can perform logic operations, supporting both computation and 277 memory tasks, thereby facilitating PIM architecture develop- 278 ment [26]. Accordingly, several previous works have proposed 279 utilizing such technologies for accelerating DNNs, including 280 CNNs [27], RNNs [26], and transformers [11]. However, 281 such architectures introduce a distinct set of challenges, e.g., 282 ReRAM cells suffer from reliability issues [27]. ARTEMIS 283 therefore leverages the prevalent and ubiquitous DRAM tech- 284 nology for computational tasks while integrating PIM and 285 NMC principles. This enables rapid and energy-efficient accel- 286 eration of transformer neural networks. 287

In-DRAM PIM computing approaches integrate processing units within DRAM subarrays, leveraging the inherent 289

253



Fig. 2. Componentwise analysis for accelerating transformer neural network computations on traditional PIM architectures.

290 mechanism of a DRAM read operation, discussed earlier. Through the utilization of RowClone [29], data transfer 291 <sup>292</sup> between different DRAM rows is achieved by concurrently 293 activating the target row while restoring data to the origi-294 nal row. This process involves two consecutive activations 295 followed by the precharge stage, known as the activate-<sup>296</sup> activate-precharge (AAP) primitive [20]. Each AAP cycle 297 corresponds to one MOC. Subsequent studies expanded upon 298 this approach to incorporate fundamental functions within <sup>299</sup> DRAM subarrays. For instance, Ambit [20] concurrently 300 activates three DRAM rows to execute bulk bitwise AND and OR operations in 3 MOCs, while ROC [30] employs only two 301 302 DRAM rows with an additional diode placed between each 303 two bit-cells situated. This allows ROC to perform AND and 304 OR operations in only 2 MOCs.

## 305 E. PIM for Transformer Neural Network Acceleration

Memory-based PIM hardware accelerator designs have 306 307 been extensively explored for traditional DNNs, such as 308 CNNs [6], [13], [19]. Nevertheless, extending such architectures to transformer models can be inefficient. This is due two main aspects inherent to transformer models: 1) the 310 to unique and intensive computations within the transformer 311 312 layers and 2) the massive amount of data that needs to be <sup>313</sup> moved between layers. Conventional PIM systems implement <sup>314</sup> arithmetic functions digitally by breaking down the functions, such as multiplication, into several MOCs. A single MUL 315 <sup>316</sup> operation can require up to 1600 ns as described in DRISA [6]. 317 To assess the impact of such time-consuming operations on 318 the overall transformers' computational execution time, we 319 conducted a detailed analysis focusing on the computations <sup>320</sup> performed within transformer layers in encoder-only [2], [3] <sup>321</sup> and encoder-decoder [1] architectures using the DRISA accel-<sup>322</sup> erator [6]. Our analysis in Fig. 2 shows that over 90% of the 323 time spent accelerating transformer computations is consumed 324 by the DRAM arrays performing MatMul operations in the 325 MHA and FFN layers. This motivates optimizing the MatMul 326 operations.

Prior efforts have attempted to address the MatMul botteneck for DNN PIM acceleration. For example, a few previous works proposed using in-DRAM SC for accelerating CNNs. Such accelerators have demonstrated improvements over conventional PIM solutions. For example, SCOPE intro- 331 duced a hierarchical and hybrid deterministic (H2D) SC 332 arithmetic technique, capable of executing a single MAC 333 operation in 200 ns [13]. Another example is ATRIA which 334 leverages bit-parallel stochastic arithmetic-based acceleration 335 of CNNs within modified DRAM arrays that can perform 336 16 MACs in 85 ns [19]. Other efforts explored specifically 337 accelerating a transformer's MAC operations using alternative 338 technologies, such as ReRAM-based memory architectures, 339 as in ReBERT [11]. However, as discussed in the previous 340 section, leveraging ReRAM cells for PIM acceleration presents 341 complex challenges. Conversely, ARTEMIS is the first acceler- 342 ator to tailor in-DRAM SC specifically for transformer models. 343 By integrating PIM and NMC, ARTEMIS employs SC for 344 multiplication operations and analog-based computations for 345 accumulation operations. This innovative approach signifi- 346 cantly surpasses the computational capabilities of prior efforts, 347 achieving 64 MAC operations in just 48-ns per subarray. 348

It should be noted that optimizing transformer neural 349 network computations without sufficient optimizations for 350 dataflow and software scheduling can still considerably limit 351 improvements with PIM. Accordingly, ARTEMIS not only 352 focuses on optimizing the execution of a transformer's com- 353 putations but also on efficiently improving and reducing the 354 latency involved with interbank and intrabank data communi- 355 cation. Memory-based systems tailored for conventional DNNs 356 usually employ optimizations in the software layer aimed at 357 maximizing parallelism only. Thus, a layer-based dataflow 358 scheme is used to allocate sufficient memory resources based 359 on the computations in each layer. This approach necessi- 360 tates loading the entire data to be processed before each 361 layer begins executing. Previous works outlined how such 362 approaches when extended to transformers can result in 363 most of the execution time being spent on data handling 364 (movement, loading, reorganization, etc.) [9]. Alternatively, 365 employing a token-based dataflow has been proven more 366 efficient when accelerating transformer models [9], [10]. This 367 entails mapping the transformer computations to the memory- 368 based system based on a token-sharding mechanism, as 369 initially introduced in TransPIM [9]. Another accelerator that 370 elaborates on the advantages of such a scheduling approach 371 is HAIMA [10] where a hybrid SRAM-DRAM architecture 372 is used for the various MatMuls and data movements of 373 their outputs. ARTEMIS adapts and enhances the token- 374 based dataflow to our stochastic-analog computational flow for 375 efficient interbank data movement while also implementing an 376 energy-efficient intrabank data movement micro-architecture. 377

# III. ARTEMIS IN-DRAM ACCELERATOR: OVERVIEW 378

In this section we describe our in-DRAM transformer accelerator, ARTEMIS. Within an 8-GB HBM module, ARTEMIS implements minimal modifications to the conventional DRAM bank and subarray architectures, as shown in Fig. 3. In the DRAM tiles, these modifications involve incorporating small circuits [indicated in orange in Fig. 3(d)] and integrating a MOMCAP atop each tile as shown in Fig. 3(b). Additionally, within each DRAM bank, a near-subarray compute unit 386



Fig. 3. ARTEMIS architecture overview showing. (a) Design of a single bank composed of 128 subarrays, each with 32 tiles. (b) Schematic layout of MOMCAP using metal layers (M4–M7). (c) Structure of the first NSC unit. (d) Structure of the first tile.

<sup>387</sup> (NSC) is introduced for every subarray, comprising basic <sup>388</sup> digital circuits and LUTs that are easily integrated and syn-<sup>389</sup> thesized using the same DRAM memory technology at 22 <sup>390</sup> nm. The transformer layer operations are realized through <sup>391</sup> three main computations, namely, MAC, analog-to-binary <sup>392</sup> conversion (A\_to\_B), and near-subarray computation. All <sup>393</sup> modifications implemented in the DRAM tiles utilize basic <sup>394</sup> digital components, such as diodes and transistors, which <sup>395</sup> can be integrated through a cost-effective manufacturing pro-<sup>396</sup> cess [25]. ARTEMIS follows a hardware-software co-design <sup>397</sup> approach and integrates several dataflow and scheduling <sup>398</sup> optimizations, allowing it to efficiently exploit the HBM's <sup>399</sup> parallelism and also overcome intramemory data movement <sup>400</sup> bottlenecks. The following sections describe the components <sup>401</sup> and optimizations of our proposed architecture.

## 402 A. Multiply and Accumulate

1) Stochastic Multiplications: While SC reduces the over-403 404 all number of MOCs necessary for MAC operations during 405 multiplications [19], it introduces considerable challenges 406 related to output precision. Several previous SC-based accel-407 erators for conventional neural network acceleration have 408 attempted to tackle this issue. For example, the utilization of SCOPE's H2D SC arithmetic [13], which incorporates 409 410 computational S/As, has been shown to enhance CNN infer-411 ence accuracy; however, it comes with a notable increase in 412 area overhead. ATRIA [19] addresses stochastic multiplication 413 inaccuracies by increasing the bit width required for stochas-414 tic representation, at the expense of reducing parallelism. <sup>415</sup> Another approach in [31] redesigns the stochastic multiplier utilize transition-coded unary (TCU) numbers for realizing 416 to 417 bit-parallel deterministic stochastic multiplications, resulting 418 in a reduction of computational errors by up to 32.2%. 419 However, the implementation in [31] requires the integration of additional circuits and logic gate arrays. 420

<sup>421</sup> In contrast to relying on a multiplier circuit like the <sup>422</sup> one described in [31], ARTEMIS introduces deterministic <sup>423</sup> stochastic multiplication utilizing TCU numbers within the <sup>424</sup> DRAM bit-line logic. TCU numbers are stochastic bit-streams where all the "1"s are grouped at either of the stream's <sup>425</sup> trailing ends. This approach eliminates the need for additional <sup>426</sup> circuitry within DRAM tiles, enabling the exploitation of <sup>427</sup> parallelism while minimizing area overhead and mitigating <sup>428</sup> SC multiplication inaccuracies. Initially, the transformer layer <sup>429</sup> parameters are distributed across ARTEMIS subarrays. To <sup>430</sup> ensure accurate operation of the deterministic multiplication <sup>431</sup> method, the first operand is generated using a binary-to- <sup>432</sup> transition-coded-unary (B\_to\_TCU) decoder, followed by a <sup>433</sup> bit-position correlation encoder, while the second operand is <sup>434</sup> generated using a B\_to\_TCU decoder only. Each multiplication operation involved in the MatMuls in a transformer's <sup>436</sup> MHA and FF layers is then performed stochastically.

In contrast to previous stochastic in-DRAM transformer 438 accelerators, which require multiple MOCs or complex 439 multiplier circuits [13], ARTEMIS computes one MUL oper- 440 ation by executing only two MOCs to copy the operands 441 into two distinct computational rows. This is achieved by 442 extending the method in [30] for fast and energy-efficient 443 SC logic operations where ARTEMIS reserves the entire 444 first two rows in each subarray for SC multiplications. As 445 shown in Fig. 3(d), these two rows are connected with diodes 446 between each pair of bit-cells and the AND result is thus 447 computed and stored in the first computational row. A read 448 operation is subsequently performed by precharging the bit 449 lines using the EQ signal which controls the precharge unit 450 (PU). Computational row #1 is then activated by asserting 451  $WL_{comp_row1}$ , and enabling the S/As using the sense<sub>n</sub> signal. 452 Our baseline memory architecture incorporates an open-bit- 453 line approach [12] where only half of each DRAM bank's 454 subarrays are operated concurrently at a time. Thus, as shown 455 in Fig. 3(a), each DRAM tile is connected to two sets of S/As, 456 where one half of the bit lines (128 out of 256 columns) are 457 operated using the S/As set at the bottom, while the other 458 half are connected to the set at the top. ARTEMIS represents 459 signed 8-bit binary numbers as 128-bits stochastic streams plus 460 1 sign bit, which is captured using a per-subarray added bit- 461 line column. Accordingly, each row in a tile stores all positive 462 or all negative numbers and each tile can process up to two 463 multiply operations at a time. 464

2) Analog Temporal Accumulations: Stochastic-based 465 <sup>466</sup> addition has been shown to introduce considerable errors [13]. <sup>467</sup> In pursuit of both accuracy and speed during addition 468 operations, we utilize analog accumulation facilitated by a 469 MOMCAP within each DRAM tile in the HBM. ARTEMIS 470 repurposes S/As to convert the number of 1's in a stochastic product value into a proportional analog voltage on the 471 472 MOMCAP. This serves to convert the stochastic product value into an analog representation. Multiple analog voltage 473 474 values representing multiple different stochastic product values 475 can be sequentially accrued on the MOMCAP via analog 476 accumulation. The customized H-shaped MOMCAP, shown 477 in Fig. 3(b), optimizes capacitance without increasing the 478 overall tile area of ARTEMIS. They are integrated into DRAM 479 arrays with minimal modification to the array itself, since 480 they are implemented using different metal layers stacked on DRAM tiles. The feasibility of incorporating MOMCAPs 481 within DRAM structures has been effectively demonstrated 482 483 in [32] and [33]. While prior research, such as [32], replaced conventional embedded-DRAM cell capacitors with similar 484 MOMCAPs to extend retention times, the use of MOMCAPs 485 for in-DRAM analog computing was first proposed in [33] for 486 accelerating CNNs. ARTEMIS is the first work that uses the 487 MOMCAP for in-DRAM analog computing of transformers. 488 The capacitance of the MOMCAP is contingent upon the 489 490 capacitor's area, which determines the maximum number of consecutive accumulations it can accommodate. A higher 491 492 number of accumulations enhances performance by reduc-493 ing the need for frequent data conversions. However, as <sup>494</sup> MOMCAPs are constructed using metal layers (M4–M7), their 495 area must align with that of the tile to prevent an increase 496 in overall size. Thus, we conducted a detailed analysis to 497 determine the maximum number of accumulations achievable with varying capacitance values. An appropriate area budget 498 499 to support up to 20 consecutive accumulations for each <sup>500</sup> MOMCAP was thus established (see results in Section IV-B). Each MOMCAP connects an analog lane which is con-501 <sup>502</sup> nected directly to the S/A circuits, as shown in Fig. 3(d). To enhance performance and achieve higher parallelism, each 503 <sup>504</sup> operational DRAM tile performing two multiplications at a 505 time utilizes two MOMCAPs; its own as well as that of the 506 nonoperational DRAM tile above or below it as shown in <sup>507</sup> Fig. 4. Accordingly, up to 40 MAC operations can be accom-<sup>508</sup> modated by each operational DRAM tile before requiring any 509 data movement or conversions. The accumulation operation 510 proceeds as follows: following one multiplication operation 511 and storage of the output bits by the tile's S/As, each bit-512 line holds a value of 1 or "0." To convert this stochastic 513 data into analog charge for accumulation on the MOMCAP, 514 a stochastic-to-analog (S\_to\_A) circuit is implemented, com-515 prising two transistors [Fig. 3(d)]. This configuration supplies 516 adequate voltage for the capacitor to detect all necessary 517 voltage level changes. Upon toggling signal  $K_1$ , all bit lines 518 within the same tile connect to the two MOMCAPs (Fig. 4), 519 resulting in two concurrent accumulations of charge, each 520 directly proportional to the number of its connected bit-521 lines storing 1 values. Subsequently, as the following sets of 522 operands undergo multiplication, their two outputs are once



Fig. 4. MOMCAPs charging during analog accumulation step.

again stored in the two MOMCAPs, effectively adding to the 523 previous multiplication results. 524

525

546

# B. Analog to Binary Data Conversion

The analog values preserved within each tile's MOMCAP 526 require conversion into binary numbers for subsequent pro- 527 cessing upon reaching the MOMCAP's charge capacity. 528 ARTEMIS refines the circuits and timing signals from 529 AGNI [18], achieving a reduced latency of 31 ns for the 530 S\_to\_B conversion compared to AGNI's 56 ns. The enhanced 531 S\_to\_A conversion circuit is described in the previous section. 532 ARTEMIS employs a two-step process for analog-to-binary 533 conversion: 1) analog-to-transition-coded-unary (A\_to\_U) and 534 2) transition-coded-unary-to-binary (U\_to\_B). Activation of 535 the A\_to\_U circuit involves toggling control signal  $B_1$  to 536 connect the stored MOMCAP value and the tiles' bit lines. 537 Subsequently, the S/As are repurposed as voltage comparators 538 by precharging bit lines to distinct voltage levels determined 539 by the voltage divider circuit. The MUX sel signal controls 540 the voltage divider circuit. This process yields A to U data 541 conversion. Next, activation of the U\_to\_B unit is initiated by 542 asserting the ISO signal, allowing the TCU number to traverse 543 a priority encoder. Finally, each tile's binary result is latched 544 for transmission to an NSC unit (discussed in Section III-C). 545

# C. Near-Subarray Compute Unit

The NSC unit is composed of simple digital circuits and 547 LUTs with one NSC assigned to each subarray. It handles the 548 acceleration of the tiles' partial sum accumulations, nonlinear 549 functions, and B\_to\_TCU data conversions. 550

1) Reduction Operations: Following the computation of 40 551 MAC operations as explained in the previous sections, each 552 tile in the bank will have a partial sum output stored in its local 553 latches. All the tiles' partial sums need to thus be gathered 554 and reduced. Each subarray's NSC unit is equipped with 555 a 2-input 8-bit binary adder/subtractor to handle the partial 556 sum accumulations. Section III-D2 outlines the intrabank data 557 movement scheme applied in ARTEMIS to efficiently handle 558



7



Fig. 5. ARTEMIS dataflow scheme examples showing: (a) Per-subarray vector multiplication flow with two subarrays and two tiles and (b) token-based dataflow scheme for computing attention scores in MHA layers with three banks.

560 NSC is responsible for accumulating all the partial sums computed in that subarray. Additionally, each NSC manages 561 <sup>562</sup> the accumulation of the output from the NSC unit following as illustrated in Fig. 5(a). In the example used in the figure, 563 it. NSC 1 and NSC 2 first accumulate all the values output from 565 their respective subarrays in subround 2. Afterwards, NSC 1 receives and accumulates the resultant output from NSC 2 566 subround 3. To accommodate both positive and negative 567 in numbers, ARTEMIS performs MAC operations initially for 568 all positive numbers (identified by the sign-bit column), 569 570 consolidating the final positive result at each subarray's NSC 571 unit. This process is then repeated for negative numbers, with 572 their result subsequently subtracted from the positive result 573 previously gathered using the same adder/subtractor block in 574 each NSC.

2) Softmax: Each NSC unit is equipped with repro-575 576 grammable LUTs to handle fast execution of nonlinear 577 functions. Nonlinear functions, such as ReLU (used in FFN 578 layers) and GELU (used in ViTs), can be realized using stand-579 alone LUTs. However, the Softmax function that is frequently 580 required in each head of the MHA layers, poses two main challenges. First, as expressed in (5) below, Softmax involves 581 582 computationally expensive division and numerical overflow 583 operations. Second, exploiting parallelism is a nontrivial task 584 since all results from the previous MatMul need to be 585 generated first before computing the Softmax output for each <sup>586</sup> value. To overcome both challenges, we employ the log-sum-587 exp approach, used in various previous works, such as [34], 588 as shown in the equation

Softmax
$$(y_i) = \frac{\exp(y_i - y_{\max})}{\sum_{j=1}^{D} \exp(y_j - y_{\max})}$$
  
=  $\exp\left(y_i - y_{\max} - \ln\left(\sum_{j=1}^{D} \exp(y_j - y_{\max})\right)\right).$   
(5)

This allows us to divide the Softmax execution into 592 <sup>593</sup> four main operations: ① finding  $y_{max}$ ; ② performing <sup>594</sup>  $\ln(\sum_{j=1}^{D} \exp(y_j - y_{max}));$  (3) subtracting (ln) output from  $(y_i - y_{max})$ 

 $y_{max}$ ); and ④ performing the final (exp) function. As the Y 595 matrix is being generated from the MatMul preceding the 596 Softmax operation  $(QK^T)$  in the scaled dot product attention 597 block, the output  $y_i$  is fed directly to a 2-input 8-bit comparator 598 with a local register to hold the current  $y_{max}$ , thus pipelining 599 the execution of ①. Following the generation of matrix Y 600 and storing  $y_{max}$  in all NSC units, ① is computed using the 601 blocks labeled with 2 in Fig. 3(c). Subtraction 3 is then 602 performed using the Softmax adder/subtractor and finally, 4 603 is computed using the exp LUT. The orchestration of data 604 movement and pipelining of Softmax is further elaborated on 605 in Section III-D2. 606

3) Binary to TCU Data Conversion: The transformer's 607 intermediate results are inputs to the next operations or layers. 608 For example, the Softmax output S in the MHA's scaled 609 dot-product attention evaluation, is used to compute  $S \times V$  610 (see Fig. 1). Accordingly, all values in matrix S need to be 611 converted from binary to stochastic bitstreams to be used 612 in stochastic multiplications. As explained in Section III-A1, 613 ARTEMIS uses a deterministic multiplication method, where 614 the first operand is generated using a B to TCU decoder, 615 followed by a bit-position correlation encoder, while the 616 second operand is generated using a B to TCU decoder only. 617 Thus, the B\_to\_TCU block in each NSC unit comprises of a 618 B to TCU decoder and a bit-position correlation encoder as 619 shown in Fig. 3(c). Depending on the order of the operand, the <sub>620</sub> output of the B\_to\_TCU block will be that of the B\_to\_TCU 621 decoder only or that of the bit-position correlation encoder. 622 The bit-position correlation encoder ensures that the condi- 623 tional probability of the 1<sup>st</sup> operand given the 2<sup>nd</sup> operand 624 matches the marginal probability of the 1<sup>st</sup> operand [18]. 625

# D. Dataflow and Scheduling Optimizations

1) Dataflow and Interbank Communication: To maximize 627 HBM parallelism and overcome the data movement bottleneck 628 when accelerating transformer models with a layer-based 629 dataflow [6], [35], [36], [37], ARTEMIS adapts a token-based 630 data sharding dataflow [9], modified for its stochastic-analog 631 computational flow. In a transformer model, a sequence input 632

626

633 is transformed into a series of input embeddings, where each 634 embedding vector corresponds to a "token" [1]. Each token 635 encapsulates specific features from the input sequence. Layer-636 based dataflow maps all the tokens to the same bank(s) 637 responsible for computing the first transformer layer. Data 638 output from the first layer is then transferred to the next 639 bank(s) associated with performing the next layer's compu-640 tations. Given the large number of model parameters in a 641 transformer and the shared data bus of HBM, which allows 642 only one bank to transfer its data at a time [12], this leads to 643 significantly high congestion and data movement latencies.

Alternatively, token-based dataflows map the data across the HBM banks based on input tokens. The primary advantage of employing token-based data sharding is the facilitation of data reuse across various layers by consolidating computations of tokens within the same memory location. This approach reduces the cost of data movement while capitalizing on memory-level parallelism, as different banks can independently handle computations and data movements for allocated tokens.

Following token sharding, each bank manages computations for its assigned segments throughout the entire transformer inference process. Token-based data sharding is implemented on input tokens before the linear layers of the initial encoder block. Accordingly, when the number of tokens, N, used in a model is greater than the number of banks, K, in the HBM module, each bank will operate on  $N_b = (N/K)$  number of tokens.

To exploit the parallelism and performance improvements 661 662 offered by our architecture's stochastic-analog computational 663 scheme, ARTEMIS utilizes each tiles' row of latches and the NSCs to handle data being placed on or received from 664 665 the HBM's links. Prior to transferring the banks' data to its 666 neighboring bank, the stochastic output is converted to binary <sup>667</sup> using the per-tile B to S circuits, which significantly reduces 668 the number of bits transferred. Upon arrival to the neighboring bank, the data is first received by the NSC units where it is 669 670 input to the B\_to\_S block. Using the per-tile latches rows, the stochastic numbers are then moved in a pipelined manner 671 the appropriate tiles where they are directly written to 672 to 673 the target and computational rows to be used in the next 674 computations.

Fig. 5(b) illustrates an example of processing the first linear 675  $_{676}$  layers (Q, K, V generation), and the attention score computa-<sup>677</sup> tion  $(Y = QK^T)$  in the MHA layer. Initially the input matrix is 678 distributed based on the token-sharding mechanism explained <sub>679</sub> above, where each bank will operate on  $(I_i \in \mathbb{R}^{N_B \times D})$ . In <sup>680</sup> Round 1, each bank will generate its own local  $Q_i$ ,  $K_i$ , and  $V_i$ , each with size  $N_B \times D$ . Each bank then computes its local attention scores using the stored  $Q_i$  and  $K_i$ , and by the end of 683 Round 2, each bank will have generated the partial attention score matrix  $Y_{i,i}$ . To correctly generate the complete attention 685 score matrix, each bank will need to transfer its own  $K_i$ matrix to all other banks. Similar to TransPIM [9], a ring and 686 687 broadcast network is utilized to minimize the latency cost of the data movement steps in Rounds 3 and 4. As each bank i <sup>689</sup> receives the partial  $K_i$  matrices from all the banks, it will keep 690 on generating partial attention score matrices  $Y_{i,j}$  till all the values are computed in Round 3. The next steps in the MHA <sup>691</sup> layer entail the Softmax operation and the attention output <sup>692</sup> computation ( $S_i \times V_i$ ). When performing the latter, rounds 2, <sup>693</sup> 3, and 4 will need to be repeated as partial  $V_i$  will also need <sup>694</sup> to be exchanged between all the banks for correct operation. <sup>695</sup>

2) Intrabank Communication: Fig. 5(a) outlines the under- 696 lying operation flow in the bank 1 subarrays when generating 697 one value in the Q matrix. In this example the dimension of  $Q_{698}$ is 80 and thus to calculate the first value,  $q_{0,0}$ , the first row from 699 the partial input matrix  $I_0$  needs to be multiplied by the first 700 column in the query weight matrix  $W^Q$ . This results in vector 701 multiplication with size 80. As explained in Section III-A, 702 ARTEMIS follows an open-bit-line architecture where only half 703 the subarrays in a bank are activated at a time. Accordingly, 704 in the example in Fig. 5(a), only one out of the two subarrays 705 will be activated concurrently. For simplicity, we also assume 706 that only subarray 1 is "ON" for all the vector multiplication 707 operations. As discussed in Sections III-A and III-C, each 708 tile can perform 40 MAC operations before converting the 709 accumulated analog value stored in the MOMCAPs to binary 710 values. Thus, tile 1 in subarray 1 will perform stochastic multiply 711 operations using subvectors  $I_0[0:39]$  and  $W^Q[0:39]$  and perform 712 the analog temporal accumulations for multiply outputs 0 to 19 713 only. Meanwhile, tile 1 in subarray 2 will accumulate multiply 714 outputs 20 to 39 using its own MOMCAP and associated logic. 715 Similar operations will be computed in tiles 2 in subarrays 1 716 and 2. 717

By the end of subround 1, each tile's binary partial sum 718 output will be stored in the tile latches. These values will 719 then be transferred to the NSC units in a pipelined manner, 720 till both values from each subarray reach the NSC and are 721 immediately added using the adder/subtractor circuit as shown 722 in subround 2. The last step (subround 3) is then to move 723 the partial sum output from NSC 2 to NSC 1 to be further 724 reduced into  $q_{0,0}$ . Since the sign bits column corresponds to 725 both values stored in each operational tile, in this example, 726 NSC 1 is responsible for forwarding the sign bit to NSC 2 as 727 well. 728

3) Execution Pipelining and Scheduling: To further exploit 729 parallelism, ARTEMIS pipelines the transformers' operations. 730 Fig. 6 outlines the pipelining model adopted by our architec- 731 ture when accelerating an MHA layer in one bank. The MHA 732 operations are divided into 8 steps as shown in the top half 733 of Fig. 6. First, when generating the  $Q_i$ ,  $K_i$ , and  $V_i$  matrices, <sup>734</sup> ARTEMIS pipelines the following: 1) performing the in-situ 735 MAC operations within the DRAM tiles; 2) pipelining the data 736 movement using the row of latches; and 3) accumulating the 737 binary partial sums in the NSC units. As shown in Fig. 6, 738 this efficiently hides the latencies associated with the intra-739 bank data movement and the NSC reduction operations. This 740 pipelining scheme is applied when performing any MatMul 741 operations in the MHA and FFN layers in the transformer's 742 encoder or decoder blocks. After generating the local attention 743 score partial matrix by computing  $Q_i \times K_i^T$ , each bank will 744 need to send its local  $K_i$  matrix to all other banks using the 745 ring and broadcast technique discussed earlier. 746

While ARTEMIS significantly reduces the latencies assor47 ciated with performing transformer operations, the interbank r48



Fig. 6. ARTEMIS pipelining within one bank for MHA layers.

749 data movement step is predominately the most time-consuming 750 step based on our analysis. Nevertheless, our hardware accel-<sup>751</sup> erator mitigates this latency by overlapping the interbank data 752 movement with the B\_to\_S data conversions, Softmax, and the <sup>753</sup> next MatMul to be executed  $(S_i \times V_i)$  as shown in the pipelined 754 flow in Fig. 6. Data is transferred between banks in binary 755 using a 256-bit link and as new data arrives to a bank, instead 756 of first writing the value to the DRAM arrays, ARTEMIS 757 directly passes it through the B\_to\_TCU blocks in the NSC units to prepare the stochastic multiplication operands. These 758 values are then written in the tiles' computation rows to be 759 <sup>760</sup> used immediately in the MAC operations. Such optimizations 761 not only result in faster execution but also reduce energy 762 consumption associated with the eliminated DRAM write 763 operations. As the attention score matrices are being generated <sup>764</sup> in each bank, the output values are being input concurrently to <sup>765</sup> the Softmax 8-bit comparators to keep updating  $y_{max}$  (see (5)). 766 Other Softmax operations, such as the subtractions and the 767 final exponent calculation, are also pipelined when computing 768  $(S_i \times V_i)$  as shown in Fig. 6.

#### IV. EXPERIMENTAL RESULTS

769

We developed a comprehensive simulator in Python to r71 estimate the performance and energy costs of our proposed accelerator by accurately modeling all hardware components r73 and in-DRAM operations. The simulator considers both softr74 ware and hardware mapping, while performing the layerwise r75 mapping for each transformer model and dataset. The costs r76 associated with each modeled hardware component were r77 derived through extensive analysis and simulations. DRAM r78 area estimates were obtained using CACTI-3D [38], while r79 latency values for per-tile circuits were calculated using r80 detailed LTSPICE simulations. All circuits within the NSC r81 units and latches were synthesized using Cadence Genus,

TABLE I ARTEMIS PER SUBARRAY HARDWARE OVERHEAD

Component	Latency ( <b>ps</b> )	Power ( <b><i>mW</i></b> )	Area $(\mu m^2)$
S_to_B Circuits	20000	0.053	970
Comparator	623.7	0.055	0.0088
Adder/Subtractors	719.95	0.0028	0.0055
LUTs	222.5	4.21	4.79
B_to_TCU Blocks	530.2	0.021	0.063
Latches	77.7	0.028	0.13

TABLE II ARTEMIS HBM CONFIGURATION PARAMETERS

	Parameters	Value	
Configuration	Number of HBM stacks	1	
	Number of channels per stack	8	
	Number of banks per channel	4	
	Number of subarrays per bank	128	
	Number of tiles per subarray	32	
	Number of rows per tile	256	
	Number of bits per row	256	
Energy	$e_{act}$ = 909 pJ, $e_{Pre-GSA}$ = 1.51 pJ/b,		
	$e_{Post-GSA}$ =1.17/b, $e_{I/O}$ = 0.80 pJ/b		

TABLE III TRANSFORMER MODEL CONFIGURATIONS

Model	Params	Layers	Ν	Heads	d <sub>model</sub>	$d_{\rm ff}$
Transformer-base	52M	2	128	8	512	2048
BERT-base	108M	12	128	12	768	3072
Albert-base	12M	12	128	12	768	3072
ViT-base	86M	12	256	12	768	3072
OPT-350	350M	12	2048	12	768	3072

with the resulting latency, power, and area values reported in 782 Table I. Finally, the energy values for HBM operations are 783 based on specifications from Samsung's HBM [12], as shown 784 in Table II, based on 22 nm DRAM technology.  $e_{act}$  is the 785 activation energy associated with an ACTIVATE operation for 786 a DRAM row in one bank. The datapath energies for moving 787 data within the DRAM chips are composed of 1) traversing 788 the local data-lines and the master data-lines from the row 789 buffer to the global S/As (GSA) ( $e_{Pre-GSA}$ ), 2) traversing 790 the path from the GSAs to the DRAM I/Os ( $e_{Post-GSA}$ ), and 791 3) traversing the I/O channel between the DRAM and GPU 792 ( $e_{I/O}$ ) [12].

The DRAM bank structure in our architecture is slightly <sup>794</sup> rearranged in comparison to previous work and conventional <sup>795</sup> HBM architectures [9], [12]. Each subarray is comprised of <sup>796</sup> only 256 rows, allowing for faster operation per subarray and <sup>797</sup> higher parallelism. While this results in slightly increased area <sup>798</sup> and power consumption, such organization is better aligned <sup>799</sup> with SC. Based on our SPICE simulations, one MOC in <sup>800</sup> ARTEMIS is equivalent to 17 ns. Moreover, the overall power <sup>801</sup> budget for ARTEMIS is 60 W, in alignment with the HBM <sup>802</sup> conventional DRAM power budget [12]. Five transformer <sup>803</sup> model workloads were considered in all our experiments: <sup>804</sup> 1) Transformer-base; 2) BERT-base; 3) ALBERT-base; 4) ViTbase; and 5) OPT-350. Details of these models are shown in <sup>806</sup> Table III.

Model (metric)	Dataset	FP32	Q(8-bit)	Q(8-bit) + SC
Transformer-base	Ted-hrlr	70.90%	70.40%	69.45%
BERT-base	GLUE	87.00%	86.27%	85.92%
Albert-base	GLUE	86.07%	84.80%	84.51%
ViT-base	ImageNet	97.60%	96.50%	96.20%
OPT-350	Openassista	18.07	17.79	17.49
	nt-Guanaco	(BLEU)	(BLEU)	(BLEU)

TABLE IV TRANSFORMER MODEL METRICS

TABLE V ARTEMIS PER-COMPONENT CALIBRATION ACCURACY

Block	MAE	Max Error	Calibration Accuracy
Stochastic MUL	0.039	0.123	4.68
Analog ACC	0.0085	0.0729	6.88
A_to_B	0.00037	0.00062	11.38
Softmax	0.0020	0.0078	8.20

# 808 A. Computational Error and Accuracy Analysis

Given that SC demands  $2^N$  bits for each N-bit binary 809 810 number, neural network model compression, particularly 811 through quantization, can enhance the overall performance. 812 Our analysis indicates that 8-bit model quantization results transformer inference accuracy levels comparable to those 813 in achieved with full precision (FP32), as depicted in Table IV. 814 The % accuracy metric is used to assess transformer-base, 815 BERT-base, Albert-base, and ViT models used for translation, 816 817 sentiment analysis and image classification tasks, respectively. 818 Meanwhile the BLEU score metric is reported for the OPT-819 350 model that is used for a text-generation task. ARTEMIS 820 represents the 8-bit parameter values stochastically with 128 <sup>821</sup> bits plus one sign bit. We conducted detailed error analysis to 822 assess the efficacy of each approximate computing operation <sup>823</sup> in ARTEMIS as shown in Table V. The calibration accuracy <sup>824</sup> represents the threshold in bits below which the computation 825 results remain entirely accurate. For instance, in stochastic 826 multiplication, the output will begin to show small errors <sup>827</sup> when the binary numbers involved exceed 4.68 bits in length. The mean absolute errors (MAEs) normalized to the maxi-828 829 mum voltage supported by each operation, were accumulated 830 and integrated into each transformer model inference. The resultant accuracy drop was found to be minimal as shown 831 832 in Table IV. Table IV presents the inference accuracies for 833 the models employed in our experiments, for the baseline 834 FP32, quantized 8-bit precision, and quantized 8-bit precision 835 with SC multiplications cases. Through the avoidance of 836 stochastic additions and the adoption of an optimized approach 837 to stochastic multiplications, ARTEMIS demonstrates minimal 838 accuracy degradation, averaging at 1.4% compared to FP32 <sup>839</sup> and 0.5% compared to quantized 8-bit models.

### 840 B. MOM Analog Capacitor Accumulation Analysis

To determine the optimal parameters for our custom MOMCAP within the DRAM tiles, we carefully modeled and simulated 128 bit lines alongside the tile's circuits [shown k44 in Fig. 3(d)] utilizing LTSPICE. We analyzed the voltage behavior of charge accumulation on the MOMCAP across a k46 spectrum of capacitance values, ranging from 4 pF to 40 pF,



Fig. 7. ARTEMIS experimental results for MOMCAP voltage behavior when storing multiple consecutive accumulations of 128-bit numbers from the DRAM tile bit lines.

which are distinguished by various colors in Fig. 7. The linear- 847 ity and symmetry observed in the steps of charge accumulation 848 on the MOMCAP denote its stable performance and its ability 849 to accurately differentiate between distinct voltage levels [39]. 850 Based on our detailed experimental and numerical analysis, 851 such behavior was a result of accurately controlling the 852 charging time of each step, which was set to 1 ns. Each voltage 853 increment in the graph represents the accumulation of a 128-bit 854 number. Consequently, the maximum number of accumula- 855 tions corresponds to the number of linearly increasing voltage 856 steps until saturation occurs. As depicted in Fig. 7, increased 857 capacitance enhances the capacitor's ability to accommodate a 858 greater number of accumulations. Nonetheless, as previously 859 outlined, higher capacitance leads to a larger area overhead. 860 Hence, we have opted for a MOMCAP size aligning with 861 ARTEMIS' tile area of 338  $\mu$ m<sup>2</sup>, which corresponds to an 8 pF <sup>862</sup> capacitance. This enables the accumulation of 20 consecutive 863 dot products per MOMCAP. 864

#### C. Dataflow and Scheduling Optimization Analysis

We conducted a sensitivity analysis to assess the impact of <sup>866</sup> the dataflow and execution pipelining optimizations described <sup>867</sup> in Section III-D. The speedup and normalized energy results <sup>868</sup> are shown in Fig. 8(a) and (b), respectively. The results <sup>869</sup> were obtained for executing the five transformer models on <sup>870</sup> ARTEMIS but using a layer-based dataflow scheme without <sup>871</sup> pipelining (layer\_NP), a layer-based dataflow with pipelining <sup>872</sup> enabled (layer\_PP), a token-based dataflow without pipelining <sup>873</sup> (token\_NP), and finally our main ARTEMIS architecture with <sup>874</sup> token-based dataflow and execution pipelining (token\_PP). <sup>875</sup>

865

Despite HBM offering a bandwidth of up to 256-GB/s per stack, the shared data link and the massive amount of values stack, the shared data link and the massive amount of values stack, the shared data link and the massive amount of values strate that needs to be moved between the different transformer strate layers vastly limit the acceleration of transformers on PIM strate layers vastly limit the acceleration of transformers on PIM strate layers. On the other hand, utilizing the token-based data sharding dataflow explained in Section III-D1, results in an strate speedup of  $11.0 \times$  without pipelining enabled and strate layers when pipelining is enabled in both dataflow schemes. As shown in Fig. 8(b), employing the token-based dataflow is strate layers energy efficient since the amount of data movement strate layers energy reduction of  $3.5 \times$  is observed strate without pipelining and also with execution pipelining enabled.



Fig. 8. Sensitivity analysis showing the impact of token-based dataflow and execution pipelining on (a) speedup and (b) energy.

888 Pipelining also has an impact on speedup and energy since ARTEMIS efficiently pipelines various operations within each 889 layer. On average, pipelining results in a speedup of 50% 890 with the layer-based dataflow and 43% with the token-based 891 dataflow. For energy consumption, pipelining results in 42% 892 <sup>893</sup> energy reduction with the layer-based dataflow and 43% <sup>894</sup> reduction with token-based dataflow. We observed that the <sup>895</sup> impact of pieplining and the token-based dataflow was greatest when accelerating ViTs. This is partly due to the model's 896 897 longer input sequences that still fit onto our architecture. <sup>898</sup> Meanwhile, OPT exhibited slightly lower speedups since its <sup>899</sup> sequence length is larger than the total number of banks in <sup>900</sup> the baseline hardware configuration. This however indicates 901 promising scalability results.

# 902 D. Comparison With State-of-the-Art Computation Platforms

We compared ARTEMIS with CPU, GPU, TPU, several 903 state-of-the-art PIM transformer accelerators: TransPIM [9], 904 HAIMA [10], and ReBERT [11], and an FPGA-based trans-905 former accelerator (FPGA\_ACC) [7]. Note that ReBERT only 906 focuses on BERT-based models and is not included in the 907 <sup>908</sup> comparisons for the other models. We used power, latency, and energy values reported for the selected accelerators, and 909 910 directly obtained results from executing models on the GPU, CPU, and TPU platforms to estimate the energy, and inference 911 912 latency for each model and dataset.

*1) Speedup Comparison:* Fig. 9 shows the speedup com-<sup>914</sup> parison between ARTEMIS, the compute platforms, and <sup>915</sup> the transformer PIM accelerators considered. The speedup <sup>916</sup> values are all relative to the CPU inference latency. On <sup>917</sup> average, ARTEMIS achieves 1230×, 157×, 212×, 29.6×,



Fig. 9. Speedup comparison between ARTEMIS, CPU, GPU, TPU, and PIM accelerators.



Fig. 10. Energy comparison between ARTEMIS, CPU, GPU, TPU, and PIM accelerators.

4.8×, 11.9×, and 3.6× speedup compared to CPU, GPU, TPU, 918 FPGA\_ACC, TransPIM, ReBERT, and HAIMA, respectively. 919 The lower latencies observed with ARTEMIS can be attributed 920 to its ability to perform 64 MAC operations in only 48 ns using 921 SC and analog-based computing. Furthermore, our optimized 922 data mapping, movement, and scheduling schemes aided in 923 reducing the overall latency. 924

2) Energy Comparison: The energy comparison results for 925 ARTEMIS with the computing platforms and transformer PIM 926 accelerators considered are shown in Fig. 10. All the energy 927 values are normalized to the CPU. ARTEMIS achieved on 928 average  $1443.3 \times$ ,  $700.4 \times$ ,  $1000.4 \times$ ,  $8.8 \times$ ,  $3.5 \times$ ,  $1.8 \times$ , and  $_{929}$ 6.2× lower-energy values compared to CPU, GPU, TPU, 930 FPGA\_ACC, TransPIM, ReBERT, and HAIMA, respectively. 931 The reduced energy consumption observed with our architec- 932 ture can be explained in terms of the significantly reduced 933 number of required DRAM row activations when accelerating 934 transformers' predominant computations, namely, MACs. This 935 results from SC enabling the compute-intensive multiplica- 936 tion operations to be realized using simple in-DRAM AND 937 operations along with the MOMCAP analog compute logic 938 facilitating fast and energy-efficient analog accumulations. 939

#### V. CONCLUSION

940

In this article, we presented a novel in-DRAM hardware 941 accelerator for transformer neural networks that combines 942 stochastic and analog computing and extends state-of-the- 943 art HBM architectures. Our proposed ARTEMIS architecture 944 demonstrated remarkably low-per-MAC latency through the 945 <sup>946</sup> utilization of bit-parallel SC for multiplications, coupled with <sup>947</sup> analog domain accumulations. ARTEMIS exhibited at least <sup>948</sup>  $3.0 \times$  speedup, and  $1.8 \times$  lower energy when compared to <sup>949</sup> GPU, TPU, CPU, and multiple state-of-the-art PIM trans-<sup>950</sup> former accelerators. The results demonstrate the promise of <sup>951</sup> utilizing in-DRAM stochastic and analog computations for <sup>952</sup> transformer neural network acceleration.

#### REFERENCES

- [1] A. Vaswani et al., "Attention is all you need," in *Proc. NIPS*, 2017, pp. 1–11.
- J. Devlin, M. Chang, K. Lee, and K. Toutanova, "BERT: Pre-training of deep bidirectional transformers for language understanding," 2018, *arXiv*:1810.04805.
- [3] Z. Lan, M. Chen, S. Goodman, K. Gimpel, P. Sharma, and R. Soricut,
   "Albert: A lite bert for self-supervised learning of language representations," in *Proc. ICLR*, 2019, pp. 1–17.
- 962 [4] J. Achiam et al., "GPT-4 technical report," 2023, arXiv:2303.08774.
- 963 [5] A. Dosovitskiy et al., "An image is worth 16x16 words: Transformers
   964 for image recognition at scale," in *Proc. ICLR*, 2020, pp. 1–21.
- [6] S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan, and Y. Xie, "Drisa:
   A DRAM-based reconfigurable in-situ accelerator," in *Proc. IEEE/ACM MICRO*, 2017, pp. 288–301.
- 968 [7] S. Lu, M. Wang, S. Liang, J. Lin, and Z. Wang, "Hardware accelerator for multi-head attention and position-wise feed-forward in the transformer," in *Proc. IEEE SOCC*, 2020, pp. 84–89.
- [8] Q. Panjie et al., "Accelerating framework of transformer by hardware design and model compression co-optimization," in *Proc. IEEE ICCAD*, 2021, pp. 1–9.
- [9] M. Zhou, W. Xu, J. Kang, and T. Rosing, "TransPIM: A memory-based acceleration via software-hardware co-design for transformer," in *Proc. IEEE HPCA*, 2022, pp. 1071–1085.
- 977 [10] Y. Ding, C. Liu, M. Duan, W. Chang, K. Li, and K. Li, "HAIMA:
  978 A hybrid SRAM and DRAM accelerator-in-memory architecture for
  979 transformer," in *Proc. ACM/IEEE Design Autom. Conf. (DAC)*, 2023,
  980 pp. 1–6.
- [11] M. Kang, H. Shin, and L.-S. Kim, "A framework for accelerating transformer-based language model on ReRAM-based architecture," in *Proc. IEEE TCAD*, 2021, pp. 3026–3039.
- M. O'Connor et al., "Fine-grained DRAM: Energy-efficient DRAM for extreme bandwidth systems," in *Proc. IEEE/ACM MICRO*, 2017, pp. 41–54.
- 987 [13] S. Li et al., "Scope: A stochastic computing engine for DRAM-based in-situ accelerator," in *Proc. IEEE/ACM MICRO*, 2018, pp. 696–709.
- 989 [14] I. Thakkar, S. Vatsavai, and V. P. Karempudi, "High-speed and energyefficient non-binary computing with polymorphic electro-optic circuits and architectures," in *Proc. GLSVLSI*, 2023, pp. 545–550.
- 992 [15] M. H. Najafi, D. J. Lilja, and M. Riedel, "Deterministic methods for stochastic computing using low-discrepancy sequences," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2018, pp. 1–8.
- <sup>995</sup> [16] D. Wu, J. Li, R. Yin, H. Hsiao, Y. Kim, and J. S. Miguel, "UGEMM:
   <sup>996</sup> Unary computing architecture for GEMM applications," in *Proc.*
- ACM/IEEE 47th Annu. Int. Symp. Comput. Archit. (ISCA), 2020,
   pp. 377–390.
- 999 [17] K. Kim, J. Lee, and K. Choi, "Approximate de-randomizer for stochastic circuits," in *Proc. IEEE ISOCC*, 2015, pp. 123–124.
- 1001 [18] S. M. Shivanandamurthy, S. S. Vatsavai, I. Thakkar, and S. A. Salehi,
  1002 "AGNI: In-situ, iso-latency stochastic-to-binary number conversion for
  1003 In-DRAM deep learning," in *Proc. ISQED*, 2023, pp. 1–8.

- [19] S. Mysore, I. Thakkar, and S. Salehi, "Atria: A bit-parallel stochastic 1004 arithmetic based accelerator for in-DRAM CNN processing," in *Proc.* 1005 *IEEE ISVLSI*, 2021, pp. 200–205.
   [20] V. Seshadri et al., "Ambit: In-memory accelerator for bulk bitwise 1007
- [20] V. Seshadri et al., "Ambit: In-memory accelerator for bulk bitwise 1007 operations using commodity DRAM technology," in *Proc. IEEE/ACM* 1008 *MICRO*, 2017, pp. 273–287. 1009
- [21] J. Ahn, Y. Sungjoo, M. Onur, and C. Kiyoung, "PIM-enabled 1010 instructions: A low-overhead, locality-aware processing-in-memory 1011 architecture," ACM SIGARCH Comput. Archit. News, vol. 43, no. 3, 1012 pp. 336–348, 2015. 1013
- K. Soroosh, Y. Zha, J. Zhang, and J. Li, "Challenges and opportunities: 1014 From near-memory computing to in-memory computing," in *Proc. ACM* 1015 *ISPD*, 2017, pp. 43–46.
- [23] P. Naebeom, R. Sungju, K. Jaeha, and K. Jae-Joon Kim, "High- 1017 throughput near-memory processing on CNNs with 3D HBM-like 1018 memory," ACM Trans. Design Autom. Electron. Syst., vol. 26, no. 6, 1019 pp. 1–20, 2021. 1020
- [24] M. Lenjani, "Fulcrum: A simplified control and access mechanism 1021 toward flexible and practical in-situ accelerators," in *Proc. IEEE HPCA*, 1022 2020, pp. 556–569.
- [25] F. Gao, G. Tziantzioulis, and D. Wentzlaff, "ComputeDRAM: In- 1024 memory compute using off-the-shelf DRAMs," in *Proc. IEEE/ACM* 1025 *MICRO*, 2019, pp. 100–113.
- [26] Y. Long, T. Na, and S. Mukhopadhyay, "ReRAM-based processing-inmemory architecture for recurrent neural network acceleration," *IEEE* 1028 *Trans. Very Large Scale Integr.*, vol. 26, no. 12, pp. 2781–2794, 1029 Dec. 2018.
- [27] X. Qiao, X. Cao, H. Yang, L. Song, and H. Li, "AtomLayer: A universal 1031 ReRAM-based CNN accelerator with atomic layer computation," in 1032 *Proc. DAC*, 2018, pp. 1–6.
- [28] Y. Chen, "ReRAM: History, status, and future," *IEEE Trans. Electron* 1034 Devices, vol. 67, no. 4, pp. 1420–1433, Apr. 2020.
- [29] V. Seshadri et al., "RowClone: Fast and energy-efficient in-DRAM 1036 bulk data copy and initialization," in *Proc. IEEE/ACM MICRO*, 2013, 1037 pp. 185–197. 1038
- [30] X. Xin, Y. Zhang, and J. Yang, "Roc: Dram-based processing with 1039 reduced operation cycles," in *Proc. DAC*, 2019, pp. 1–6. 1040
- [31] S. Vatsavai and I. Thakkar, "A bit-parallel deterministic stochastic 1041 multiplier," in Proc. IEEE ISQED, 2023, p. 1. 1042
- [32] C. Yu, T. Yoo, H. Kim, T. T.-H. Kim, K. C. T. Chuan, and B. Kim, "A 1043 logic-compatible eDRAM compute-in-memory with embedded ADCs 1044 for processing neural networks," *IEEE Trans. Circuits Syst. I, Reg.* 1045 *Papers*, vol. 68, no. 2, pp. 667–679, Feb. 2021. 1046
- [33] S. Afifi, I. Thakkar, and S. Pasricha, "STAR: A mixed analog stochastic 1047 in-DRAM convolutional neural network accelerator," *IEEE Design Test*, 1048 2024, submitted to publication. 1049
- [34] S. Afifi, F. Sunny, M. Nikdast, S. Pasricha, "TRON: Transformer neural 1050 network acceleration with non-coherent silicon photonics," in *Proc.* 1051 *Great Lakes Symp. VLSI*, 2023, pp. 15–21.
- [35] M. F. Ali, A. Jaiswal, and K. Roy, "In-memory low-cost bit-serial 1053 addition using commodity dram technology," *IEEE Trans. Circuits Syst.* 1054 *I, Reg. Papers*, vol. 67, no. 1, pp. 155–165, Jan. 2020.
- [36] C. Eckert et al., "Neural cache: Bit-serial in-cache acceleration of deep 1056 neural networks," in Proc. ACM/IEEE ISCA, 2018, pp. 383–396. 1057
- [37] M. Imani, S. Gupta, Y. Kim, and T. Rosing, "Floatpim: In-memory 1058 acceleration of deep neural network training with high precision," in 1059 *Proc. ACM/IEEE ISCA, IEEE*, 2019, pp. 802–815. 1060
- [38] "HP labs: CACTI." 2014. [Online]. https://github.com/HewlettPackard/ 1061 cacti 1062
- [39] Y. Li et al., "Capacitor-based cross-point array for analog neural 1063 network with record symmetry and linearity," in *Proc. ISVLSI*, 2018, 1064 pp. 25–26. 1065

953