Balancing Security and Efficiency: System-Informed Mitigation of Power-Based Covert Channels

Jeferson González-Gómez¹⁰, *Graduate Student Member, IEEE*, Mohammed Bakr Sikal¹⁰, Heba Khdr¹⁰, Lars Bauer¹⁰, and Jörg Henkel¹⁰, *Fellow, IEEE*

Abstract—As the digital landscape continues to evolve, the 1 2 security of computing systems has become a critical concern. ³ Power-based covert channels (e.g., thermal covert channel s 4 (TCCs)), a form of communication that exploits the system 5 resources to transmit information in a hidden or unintended 6 manner, have been recently studied as an effective mechanism to 7 leak information between malicious entities via the modulation of 8 CPU power. To this end, dynamic voltage and frequency scaling 9 (DVFS) has been widely used as a countermeasure to mitigate 10 TCCs by directly affecting the communication between the 11 actors. Although this technique has proven effective in neutraliz-12 ing such attacks, it introduces significant performance and energy 13 penalties, that are particularly detrimental to energy-constrained 14 embedded systems. In this article, we propose different system-15 informed countermeasures to power-based covert channels from 16 the heuristic and machine learning (ML) domains. Our proposed 17 techniques leverage task migration and DVFS to jointly mitigate 18 the channels and maximize energy efficiency. Our extensive 19 experimental evaluation on two commercial platforms: 1) the 20 NVIDIA Jetson TX2 and 2) Jetson Orin shows that our approach 21 significantly improves the overall energy efficiency of the system 22 compared to the state-of-the-art solution while nullifying the 23 attack at all times.

24 *Index Terms*—Countermeasures, covert channels, energy effi-25 ciency, machine learning (ML), security threats, security.

I. INTRODUCTION

26

²⁷ **I** N TODAY's evolving digital landscape, the significance ²⁸ of security and data privacy in the modern computing ²⁹ environment cannot be overstated. Within this context, covert ³⁰ channel communication has been recently highlighted as an ³¹ emerging security threat for modern computing systems [1]. ³² In such a domain, power-based covert channels leverage the ³³ power consumption of a system to communicate information ³⁴ between malicious applications in a stealthy manner. The typ-³⁵ ical mechanism to modulate the power of a system is through ³⁶ intensive computation on the device's processing elements,

Manuscript received 31 July 2024; accepted 1 August 2024. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Jeferson González-Gómez.*)

Jeferson González-Gómez is with the Instituto Tecnológico de Costa Rica, Cartago 30101, Costa Rica, and also with the Chair for Embedded Systems, Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany (e-mail: jeferson.gonzalez@kit.edu).

Mohammed Bakr Sikal, Heba Khdr, and Jörg Henkel are with the Chair for Embedded Systems, Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany (e-mail: bakr.sikal@kit.edu; heba.khdr@kit.edu; henkel@kit.edu).

Lars Bauer resides in Karlsruhe, Germany.

Digital Object Identifier 10.1109/TCAD.2024.3438999

such as CPU [2], GPU [3] or FPGA-based components [4]. ³⁷ Commonly, power-based covert channels are implemented as ³⁸ TCCs, where the processing power translates into temperature ³⁹ variations that are used as the medium for the communication. ⁴⁰

In order to mitigate the threat of TCCs, and power-based 41 covert channels in general, several detection and counter- 42 measure techniques have recently emerged [5], [6], [7], [8], 43 [9], especially for general-computing devices. Even in such 44 platforms, the challenge of such techniques resides in effec-45 tively detecting and mitigating the attack while reducing the 46 performance impact on the system. In the countermeasure 47 domain for such channels, DVFS has been proposed [5], [6], 48 as the default mechanism to tackle the attack. By dynamically 49 switching between high and low frequencies for the process-50 ing device, the countermeasure technique affects the power 51 consumption of the device and the system, and hence directly 52 interferes with the covert communication. However, as it has 53 been shown, reducing the frequency of the CPUs affects the 54 performance of applications executing there. Current coun-55 termeasures do not consider the system information in the 56 techniques, which can significantly affect its energy consump-57 tion and performance. For a many-core system, for example, 58 when the attack is present at all times, the performance loss 59 for a benchmark application set due to the countermeasure has 60 been known to reach up to 25% [6], whereas the effect on 61 the energy on the system due to the countermeasure has not 62 properly been evaluated in the state-of-the-art. While energy 63 efficiency might not be the most relevant metric for general-64 purpose computing platforms, for modern energy-constraint 65 embedded systems it is a critical factor, hence we target our 66 work to such devices. 67

To highlight the effect on performance and energy of the uninformed state-of-the-art DVFS countermeasure for powerbased covert channels, especially on embedded systems, we show the following motivational example.

1) Motivational Example: Fig. 1 shows different scenarios 72 for an application set executed on an NVIDIA Jetson TX2 73 embedded board. As shown, the device has two CPU clusters: 74 1) an ARM CPU cluster with a Quad-Core ARM Cortex-A57 75 and 2) a dual-core NVIDIA Denver 2 cluster. As initial state, 76 five applications from the SPEC2006 [10] benchmark suite and 77 a malicious TCC transmitter (named "tcc") are executed on the 78 system. Shortly after beginning the execution, the malicious 79 application's core is detected, using a proven detection tech-80 nique (e.g., [8] and [9]). As a countermeasure, we first apply 81 DVFS to the core where the malicious application executes, 82

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Effect of applying migration and DVFS on the energy and performance (makespan) of the system.

as it is the state-of-the-art countermeasure technique [6].
Because of the clustering, the DVFS technique is applied to the
whole ARM cluster, producing high performance and energy
penalties in the system since all other applications executing
in the same cluster are affected.

In order to show how this overhead can be reduced, we depict an alternative scenario, where we arbitrary migrate the malicious application from an ARM core to a Denver core, by dynamically exchanging the cores where *omnetpp* and *tcc* are executing, before applying DVFS. Because the offending application is now on the Denver cluster, we apply DVFS on that cluster, therefore affecting only one other application. By doing so, we are able to massively reduce the energy and performance overhead in the system.

As it is shown, while this arbitrary decision is able to reduce the overhead penalties in comparison to blindly applying DVFS, *the performance and energy penalties are still significant*. In a real setup, the dynamic state of the system (i.e., type of applications, CPUs' frequencies, system load, creates a complex environment where the ideal execution scenario for the current application set is not easy to predict. Because of this, we propose to employ system information as input to the countermeasure technique in order to tackle the attack holistically and efficiently.

¹⁰⁷ In this article, we focus on the challenge of mitigating ¹⁰⁸ power-based attacks in an energy-efficient manner. We seek to ¹⁰⁹ highlight this problem, which has not been done properly for ¹¹⁰ embedded devices, and address it, by including information about the system as input to the countermeasure itself. We ¹¹¹¹ propose the use of *system-informed techniques* based on ¹¹² *the combination of DVFS and dynamic task migration* to ¹¹³ mitigate power-based covert channels. By doing so, we are ¹¹⁴ able to reduce the energy and performance penalties of the ¹¹⁵ countermeasures on the real platform, while still mitigating ¹¹⁶ the attack. ¹¹⁷

2) *Contributions:* The contributions of our work are the ¹¹⁸ following. ¹¹⁹

- 1) We propose for the first time the use of system-informed 120 techniques as countermeasures for power-based covert 121 channels. 122
- We devise new countermeasures to power-based covert 123 channels from the heuristics and ML domain that combine for the first time DVFS and dynamic task migration 125 to tackle the attack. 126
- We deploy both our proposed countermeasures and the 127 state-of-the-art DVFS approach on a real embedded 128 platform. Our extensive evaluation demonstrates how 129 our techniques mitigate the attack while significantly 130 reducing both the energy and the performance penalties. 131

133

151

A. Power-Based Covert Channels

In power-based covert channels, malicious applications 134 manipulate the power consumption of a device to communicate 135 information in a stealthy manner. While some approaches 136 leverage the power directly as the medium for the com- 137 munication for memory [11], CPUs [12] or cross devices 138 communication [13], the most common power-based covert 139 channels from a countermeasure perspective are TCCs, where 140 the means for the communication is the temperature variation 141 due to the power changes. Since the early implementation 142 of TCCs on multicore systems [2], faster and more reliable 143 covert channel implementations have appeared by leveraging 144 new modulation and encoding mechanisms [14], [15]. These 145 techniques have shown stable and improved transmission rates 146 (bps) with significantly low-error rates between 1%-11% [1]. ¹⁴⁷ These types of power-based covert channels have spread 148 to utilize different new resources, such as GPUs [3], 3-D 149 multicore systems [16], and solid-state disks (SSDs) [17]. 150

B. Detection Techniques

Detection techniques for power-based covert channels ¹⁵² stem again from the TCC field. As detection mecha-¹⁵³ nisms, approaches employ both time and frequency domain ¹⁵⁴ information about the performance of the cores, in instruc-¹⁵⁵ tions per cycle (IPC) or instructions per second (IPS), to ¹⁵⁶ determine which core acts as a transmitter. Since the covert ¹⁵⁷ channel requires the malicious transmitter application to ¹⁵⁸ increase and decrease the power through periodic patterns ¹⁵⁹ of intensive computation and idle states, the core where the ¹⁶⁰ malicious transmitter application executes can be identified ¹⁶¹ by performance analysis [6]. With the advent of new attacks, ¹⁶² detection approaches have evolved from threshold-based ¹⁶³ heuristics [6] to lightweight ML-based approaches [8], [9], ¹⁶⁴ which can accurately identify the core where the transmitter ¹⁶⁵ ¹⁶⁶ application is executed in fast response times (i.e., around
¹⁶⁷ 2 s for the frequency domain-based approach). As a base for
¹⁶⁸ our countermeasure technique, we assume that such a detector
¹⁶⁹ already exists in the system, as the aforementioned state-of¹⁷⁰ the-art approaches have shown great performance at detecting
¹⁷¹ TCCs.

172 C. Countermeasures to Power-Based Covert Channels

As previously indicated, countermeasures to power-based 173 174 covert channels are mostly focused on TCCs. Notably, since 175 no detection technique is 100% accurate, simply halting a 176 potentially offending application is not an option. The state-of-177 the-art for such attacks covers mainly noise and DVFS-based 178 approaches. dynamic voltage and frequency scaling (DVFS) is 179 a technique that has been historically used as a resource man-180 agement mechanism to optimize power, temperature, aging, ¹⁸¹ and energy efficiency in different domains [18], [19]. As a 182 countermeasure to power-based covert channels, DVFS has ¹⁸³ been proven [3], [5], [6] as a successful mechanism to mitigate 184 the attack. Scaling up or down the frequency of a processing 185 element changes its power and temperature response, hence 186 directly jamming the communication medium between trans-187 mitter and receiver in a covert channel. However, throttling 188 the cores can produce significant performance degradation 189 in the applications that execute there. Even in a simulation 190 environment, when an attack is present at all times in a 191 many-core environment, DVFS has been reported to produce ¹⁹² 25% performance loss [6] in an application set. Nonetheless, ¹⁹³ DVFS remains the state-of-the-art countermeasure to power-194 based attacks, as it directly targets the root medium for the ¹⁹⁵ transmission: power consumption. The evaluation of DVFS as 196 a countermeasure to power-based covert channels on embed-197 ded systems has not been done previous to this work. As ¹⁹⁸ we show in Section IV-D the performance loss of solely ¹⁹⁹ applying DVFS on an embedded system reaches around 70% 200 on average, with some applications experiencing losses greater 201 than 150% (see Fig. 1). We compare our countermeasure techniques against the β -based DVFS-only approach [6], as it 202 ²⁰³ remains the reference countermeasure technique.

Other countermeasures have employed power-based noise [7], [20] to interfere with transmission, resulting in a power overhead similar to that of the DVFS approaches. Although the performance overhead of these noise-based approaches in the system has not been evaluated, the jammingnoise approach requires periodic unnecessary processing on the core where the potential attacker executes at all times, which restricts the performance of other applications executing on the same core or cluster. Moreover, this approach has been shown to fail to mitigate enhanced attacks [6].

Task migration has previously been used as a standalone countermeasure to both side and covert channels. Specifically in many-core systems [21] proposed a task migration heuristic for side channel mitigation aimed at avoiding cache colocation between attacker and victim. Similarly, in [22], dynamic task migration has been employed to mitigate TCCs by increasing the physical distance between the transmitter and any potential receiver core. Although effective, this countermeasure assumes a multicore system in which the physical separation could be ²²² significant enough to produce heat transfer decay. However, ²²³ increasing this separation distance might be impossible in ²²⁴ an embedded system with just a few cores. Moreover, this ²²⁵ countermeasure assumes that the receiver can only read the ²²⁶ thermal sensor on its core to decode the signal. In practice, ²²⁷ any user-space application is commonly allowed to read most ²²⁸ of the thermal sensors of the system, which means that no ²²⁹ matter the distance between the transmitter and the receiver, ²³⁰ the transmission would still be possible. In contrast, our ²³¹ techniques employ dynamic task migration as a technique ²³² to optimize efficiency while the countermeasure mechanism ²³³ remains as DVFS, which directly affects the power, hence ²³⁴ mitigating the attack from its root. ²³⁵

In summary, no other countermeasure in the state-of-theart for covert channels has leveraged task migration combined with DVFS to mitigate the attacks. Moreover, to the best of our knowledge, no other countermeasure in the state-of-theart has employed a system-informed technique to tackle both security and efficiency. 241

D. Combining Task Migration and DVFS

The combination of task migration and DVFS to navigate 243 the complex runtime dynamics has been proposed in the 244 literature to achieve different optimization goals in nonsecurity 245 domains. Through the joint usage of task migration and 246 DVFS, Pourmohseni et al. [23] aimed to maximize the overall 247 system performance under a temperature constraint. Targeting 248 the same goal, a more recent work [24] proposed a cache 249 contention-aware ML-based technique that also employs task 250 migration and DVFS jointly. Using the same mechanism, 251 Marinakis et al. [25] also aim at maximizing performance but 252 under a power budget constraint. As shown by these recent 253 works, the task of optimizing different system goals is not 254 simple. The combination of task migration and DVFS has then 255 proven to be a valid mechanism to achieve this optimization. 256 In a similar way, we seek to bring this resource-management 257 mechanism to the security domain for the first time, to mitigate 258 power-based covert channels, while optimizing the energy 259 efficiency of the system. 260

III. SYSTEM-INFORMED AND EFFICIENT MITIGATION OF 261 POWER-BASED COVERT-CHANNEL ATTACKS 262

As previously discussed in the motivational example in ²⁶³ Section I, blindly applying DVFS, as done in the state-of-theart, can lead to high performance and energy penalties. To ²⁶⁵ tackle this problem, we intend to introduce system information ²⁶⁶ into the covert channel migration strategies by combining task ²⁶⁷ migration with DVFS. Each mitigation strategy attempts to ²⁶⁸ address the following challenge at runtime: Once an attacker ²⁶⁹ is detected, What is the best state the system should transition ²⁷⁰ into (enforced by task migration) before applying DVFS, ²⁷¹ such that energy efficiency is maximized while the attack ²⁷² is mitigated? In the following subsections, we show the ²⁷³ design and implementation considerations for our proposed ²⁷⁴ techniques, which seek to address exactly this challenge. ²⁷⁵

242



Fig. 2. Overview of the orchestration resource management application.

276 A. Enabling System and Application Awareness

As previously introduced, in this article we propose 277 278 system-informed techniques to mitigate power-based covert 279 channels through the combination of DVFS and dynamic task migration. To support the techniques, we implemented a 280 resource management orchestration application. This orches-281 ²⁸² tration application, depicted as an overview in Fig. 2, is charge of generating the experiment parameters (e.g., 283 in workloads and initial mapping configurations), launching 284 285 the applications, periodically monitoring the system metrics, 286 selecting the countermeasure policy, and finally enforcing the ²⁸⁷ technique by migrating the applications and applying cluster-²⁸⁸ level DVFS where required by the countermeasure technique. For the application set, we generate random workloads 289 ²⁹⁰ consisting of combinations of applications from the SPEC2006 benchmark and a functional power-based covert channel 291 ²⁹² transmitter in a one-application-per-core manner. Moreover, our monitoring tool periodically gathers execution metrics 293 from the system, CPUs, and the cache, such as IPS, cache 294 accesses, cache misses, and system power every 100 ms. 295 We use *perf* [26] as the back-end mechanism to collect 296 the performance counters information (both CPU and cache), ²⁹⁸ and the platform's power, we read the board's power sensor ²⁹⁹ accessible through Linux the file system.

300 B. Heuristic-Based Mitigation

To reduce the overhead in the system due to an uninformed countermeasure, we propose a simple yet effective technique that considers the performance of the cores to decide an efficient application mapping at run-time.

Our worst-performing cluster—best-performing core (WPCBPC) heuristic follows the principle of reducing the effect of performance penalty due to DVFS. It does so by moving the attacker application first to the cluster that has the worst performance. Then within that cluster, it selects the most performing core as the candidate for migration before

Algorithm 1: Our WPCBPC Heuristic 1 Input: attack_core, curr_mapping

- **Result**: *new_mapping*: New application mapping configuration
- 2 *cluster*0_*cores* ← $\{0, 3, 4, 5\}$;
- 3 cluster1_cores \leftarrow {1, 2};
- 4 *IPS_cluster* $0 \leftarrow 0$;
- 5 *IPS_cluster* $1 \leftarrow 0$;
- 6 $all_IPS \leftarrow \{\};$
- 7 for core in all_cores do

```
9 end
```

11

10 for core in cluster0_cores do

- *IPS cluster*0.push(*all IPS*[*core*]);
- /* Performance for Cluster 0 */

12 end

- 13 for core in cluster1 cores do
- 14 *IPS_cluster*1.push(*all_IPS[core*]);
- /* Performance for Cluster 1 */

15 end

- 16 target_cluster \leftarrow cluster1_cores;
- 17 **if** *average*(*IPS_cluster*0) < *average*(*IPS_cluster*1) **then**
- 18 $target_cluster \leftarrow cluster0_cores;$

```
19 end
```

```
20 max \leftarrow 0;

21 cid \leftarrow -1;

22 for core in target_cluster do
```

```
if all_IPS[core] > max then
```

- 24 $max \leftarrow all_IPS[core];$ 25 $cid \leftarrow core;$ /* Finds the best
 - | performing core */
 end

26 ei 27 end

- **28** new_mapping \leftarrow curr_mapping;
- **29** moving_app \leftarrow curr_map[cid];
- 30 new mapping[attack core] = moving app;
- 31 new_mapping[cid] = curr_mapping[attack_core];
- 32 return new mapping;

enforcing the new application mapping dynamically in the 311 next scheduling epoch. The full pseudo-algorithm for this 312 technique is shown in Algorithm 1. In the algorithm, we first 313 collect the performance information (IPS) from each core 314 (lines 7–15). Then we identify the worst-performing cluster, by 315 comparing the averages of the accumulated IPS (lines 16-19) 316 over the last second of execution. The reason for selecting the 317 worst-performing cluster as the host to the potential attacker 318 is that the application of the subsequent DVFS policy will 319 affect the overall performance the least. To further enforce 320 this, we then select the best-performing core from that cluster 321 (i.e., g the core with the highest IPS over the last second 322 of execution) as the final candidate to which the malicious 323 application should be migrated (lines 22 and 27). In this way, 324 the best-performing application from the soon-to-be-affected 325 cluster will not be affected by the performance penalty due to 326



Fig. 3. Overview of the ML-based countermeasure techniques.

³²⁷ DVFS. Finally, we create the new mapping configuration in ³²⁸ the system (lines 28 and 31) where the cores belonging to the ³²⁹ attacker and the best-performing application on the candidate ³³⁰ cluster have been exchanged.

331 C. Machine Learning-Based Mitigation

To further explore other system-informed techniques, in this section, we introduce some ML-based countermeasures to power-based covert channels. Through different supervised ML algorithms, we seek for our models to learn the behavior best-possible task migration scenarios at run-time. Instead of relying on heuristics, this approach attempts to quantify the impact of different mitigation strategies on the overall energy efficiency of the system.

Fig. 3 shows a high-level overview of our ML-based mit-341 342 igation. Our approach follows a four-step process both for design and runtime. First, at design time, the process starts by 343 generating a random workload from the SPEC2006 benchmark 344 suite plus the malicious application, as an initial mapping (I). 345 Then we start the execution of the workload and wait for a 346 random delay (i.e., between 1 and 10 seconds) before starting 347 348 the monitoring (2) to encounter different execution phases for ³⁴⁹ the applications. After that, we collect the performance (IPS) 350 for each core, cache misses and accesses, and system power information periodically every 100 ms for a window of 1 s. 351 When the collecting period expires, we create a new random 352 ³⁵³ mapping for the current workload and then apply DVFS to the cluster to which the malicious application will be moved (3). 354 Then we set the new core's affinity to each application, which 355 ³⁵⁶ enforces the dynamic task migration to the workload following 357 the new mapping. Finally, we again collect the statistics for 358 the workload under the new mapping configuration (4). In

addition to the mentioned metrics, we compute the energy ³⁵⁹ efficiency (Instructions per Joule) obtained as a consequence ³⁶⁰ of the migration and DVFS for the new mapping configuration. ³⁶¹ We repeated this process more than 5000 times, collecting ³⁶² over 180 individual data points per iteration. With the obtained ³⁶³ metrics for all the iterations, we form a training data set where ³⁶⁴ each row contains a representation of the original mapping, ³⁶⁵ its statistics, the representation of the new mapping, the new ³⁶⁶ statistics, and the obtained energy efficiency. This dataset ³⁶⁷ is then used to train the ML models we employ for the ³⁶⁸ countermeasure technique. ³⁶⁹

At run time, our techniques are applied in a continuous 370 process which starts from an initial running mapping config- 371 uration (5). Then, we accumulate and collect the execution 372 metrics over the most recent second of execution (6). After 373 that, for each possible nonredundant mapping variation, we 374 call the ML model to predict energy efficiency (7). It is 375 important to note that in order to reduce the number of 376 possible mapping predictions, we ignore mapping variants 377 where all applications would reside in the same cluster but 378 in different cores. Although technically different, these are 379 redundant mappings in the sense that all applications are set to 380 execute within the same DVFS domain, and the DVFS action 381 would affect the same applications in the same manner. After 382 the energy efficiency prediction is performed for all possible 383 mappings, we select the new mapping variant that produces the 384 highest-efficiency value as the new mapping configuration for 385 the system. Finally, we enforce this new mapping configuration 386 by applying task migration and then DVFS to the cluster where 387 the malicious application is set to execute (8). This process is 388 then repeated until the workload finishes the execution. 389

The following subsections describe in more detail each one 390 of the steps involved in the design and implementation of the 391 ML-based techniques. 392

1) Training Data Generation and Preprocessing: $_{393}$ Following the steps depicted in the design-time phase of $_{394}$ Fig. 3, we generate a dataset of ~ 1 M data points. The dataset $_{395}$ first undergoes standardization and scaling in order to adjust $_{396}$ the distribution of each feature to have a mean of zero and $_{397}$ a standard deviation of one, thereby enhancing the model's $_{398}$ ability to converge during training. The scaling parameters $_{399}$ are saved for usage at runtime. Finally, we perform a random $_{400}$ split of 80% / 20% training / testing of the data set to prepare for the model training phase.

2) Feature Selection and Model Training: The problem at 403 hand is a regression problem that can be solved with various 404 ML algorithms, e.g., decision trees, random forests (RFs), 405 neural networks (NNs), etc., where the label is set as the 406 energy efficiency of the system *after* migration. Therefore, 407 we first train different *regressors* from the *scikit-learn* Python 408 library [27] with their default parameters using the raw dataset 409 in order to identify the most promising algorithm for this 410 specific problem. Table I shows the root-mean-square error 411 (RMSE), R2 and mean-absolute error (MAE) scores achieved 412 by the different models, with the extreme gradient boosting 413 (XGBoost), RF and NN models outperforming the other 414 regressors. We then focus on training optimized models with 415 each of the three selected algorithms, as follows.

We start with the XGBoost model since feature selection can 417 ⁴¹⁸ be performed implicitly as part of its learning process. The 419 algorithm identifies the most informative features through its 420 tree-building mechanism, where it calculates a gain metric for each feature. This gain reflects the contribution of the feature 421 the model's predictive accuracy, with higher values indicat-422 to ing more importance and correlation with the efficiency label. 423 To further refine the feature selection process, hyperparameter 424 425 tuning is conducted through a grid search technique, aided by 426 the GridSearch library from scikit-learn. The hyperparameters 427 explored in the search include the number of estimators (up 428 to 300), maximum depth of the trees (up to 9), learning rate, 429 subsample ratio, and the column sample by tree. After explor-430 ing this search space, the following features are shortlisted 431 for each core: cache accesses and misses, retired instructions, 432 the encoded ID of the running applications, and the energy 433 efficiency of the system before migration. The grouping of 434 features per core is of particular importance, as it guides the 435 model to learn the individual characteristics of the core as 436 part of its cluster. The grid search yielded a final XGBoost 437 model that used 10 estimators with a maximum tree depth 438 of 6, which achieved a very high-prediction accuracy with ⁴³⁹ MAE and RMSE scores of barely 0.19×10^9 and 0.31×10^9 , 440 respectively.

Based on the feature importance insights obtained from 441 442 training the XGBoost model, the same list of features is 443 maintained for training the NN model. The search for the 444 model topology, including the depth and breadth of layers, is 445 performed using the Keras Tuner. The nonlinear ReLU activa-446 tion function is incorporated in each hidden layer to introduce 447 nonlinearity and the Adam optimizer is used to effectively ⁴⁴⁸ manage back-propagation and the learning rate during training. 449 The final obtained NN model consists of 3 hidden layers with 450 32, 32, and 16 neurons. Though slightly less accurate than the XGBoost model, the NN model also achieved a very high-451 452 prediction accuracy of the energy efficiency label, with MAE 453 and RMSE scores of 0.29×10^9 and 0.45×10^9 , respectively. Finally, with the same list of features as the two previous 454 models, we train a RF model, by using GridSearch to explore 455 456 a search space of parameters, including the number of trees 457 in the forest and the maximum depth of each tree. The 458 final model, which uses 100 trees, achieves a slightly higher-459 prediction accuracy compared to the NN model, with MAE 460 and RMSE scores of 0.26×10^9 and 0.45×10^9 , respectively.

461

IV. RESULTS AND DISCUSSION

462 A. Experimental Setup

I) Evaluation Platform: For our evaluation, we conducted experiments on *two real-world commercial embedded boards:* the NVIDIA Jetson TX2 and NVIDIA Jetson Orin Nano. The Jetson TX2 platform features a heterogeneous twoclustered architecture with a Quad-Core ARM Cortex-A57 and a Dual-Core NVIDIA Denver 2 64-bit CPU. The Jetson Orin Nano also has a two-clustered architecture, with one cluster roconsisting of a Quad-Core ARM Cortex-A74 and the other true thaving a Dual-Core ARM Cortex-A74. Besides the

TABLE I PREDICTION ACCURACY OF DIFFERENT ML ALGORITHMS ON THE VALIDATION DATASET

Regression Model	RMSE (10 ⁹)	R ² Score	MAE (10 ⁹)
Linear	0.47	0.76	0.31
Ridge	0.49	0.73	0.32
Lasso	0.58	0.63	0.39
Elastic Net	0.53	0.69	0.34
K-Nearest Neighbors	0.49	0.73	0.30
Decision Trees	0.64	0.54	0.38
Random Forest	0.45	0.77	0.26
Neural Network	0.45	0.76	0.29
XGBoost	0.31	0.89	0.19

difference in the CPUs, the Jetson Orin boards features an 472 extra cache level, i.e., a 4MB L3 shared cache for both clusters. 473 These boards present a heterogeneous computing scenario, 474 comprised of clusters and cores with different capabilities that 475 follow the trend of modern high-end embedded devices, such 476 as those in the automotive or mobile industry. 477

Both platforms run Ubuntu as the operating system (18.04.6 478 LTS on the Jetson TX2 and 20.04.6 LTS on Jetson Orin). 479 Notably, while the different experiments are undergoing no 480 other application is executing besides normal OS operation. 481 Furthermore, we set the power management governor of 482 the boards to "userspace," which avoids system-controlled 483 changes in the CPUs' frequencies. Additionally, we restore 484 the frequency level of the cores to the maximum value before 485 executing each workload. 486

2) Benchmark Application Set: As the application set for 487 our experiments, we use two benchmark suites. First, for 488 training the ML-based models and general evaluation pur- 489 poses, we employed 18 applications from the SPEC2006 490 benchmark suite, all using the intermediate (i.e., the so-called 491 "train") input size from the suite. The set includes applications 492 both from the integer and floating point benchmarks. The 493 full list is the following: gcc, milc, bzip2, sphinx3, astar, 494 lbm, bwaves, mcf, zeusmp, namd, h264ref, gobmk, povray, 495 gromacs, cactusADM, omnetpp, hmmer, and leslie3d. The 496 remaining applications from the SPEC2006 suite were not 497 used due to compilation or execution errors on the board. As 498 a second application suite, we employ the full set (i.e., apps 499 and kernels) from the PARSEC 2 benchmark [28], using the 500 simlarge input size. These applications are exclusively used 501 for evaluation purposes i,e., they not used for any training and 502 hence are unseen to the techniques. In Section IV-E we employ 503 these applications to show how our proposed system-informed 504 techniques can perform well independently of the application 505 characteristics with which where they were trained. 506

3) Malicious Application: The overview for both the malicious transmitter and receiver applications is shown in Fig. 4. 508 The malicious transmitter is a C++ functional covert channel application that modulates the power of the system to 510 transmit information. Similar to other power-based covert 511 channels [5], [15], [16], we employ encoding and modulation 512 mechanisms, such as return-to-zero and on-off-keying on the transmission. When encoding a bit of 1, the application continuously performs a compute-intensive kernel that increases the



Fig. 4. Overview of the transmitter and receiver malicious applications.

⁵¹⁶ power consumption of the system. It consists of floating-point ⁵¹⁷ operations (i.e., square-root) combined with a busy-waiting ⁵¹⁸ loop. For a bit of 0, the malicious transmitter sleeps to reduce ⁵¹⁹ the power consumption.

To evaluate the communication, we implement a simple off-520 ⁵²¹ line receiver which upon saving the power measurements from 522 the sensors, filters them and then decodes and de-serializes the 523 bits employing a threshold-based approach as done on other ⁵²⁴ approaches (e.g., [5]). For the purposes of the evaluation, the channel frequency is set around 15 Hz. Due to modulation, 525 the transmission speed of the channel is approximately 2.67 526 bits per second, which is in the normal range for power-based 527 covert channels (e.g., TCCs [2], [3]). As we show further in 528 Section IV-C when no countermeasure is present in the system, 529 530 the channel can communicate information reliably with low-531 error rates (i.e., less than 5%).

532 B. Baseline and Naive Policies

As a baseline for comparison with our proposed techniques, 533 ⁵³⁴ we implement the state-of-the-art DVFS technique from [6] (called simply "DVFS" in our experiments). This technique 535 periodically toggles the frequency level of the CPUs from the 536 537 highest value to a random low value, and vice-versa, to manip-⁵³⁸ ulate the power of the system and interfere with the attack. ⁵³⁹ In our experiments, the high-value frequency is the maximum 540 allowed frequency for the boards (i.e., 2000 MHz for the TX2 ⁵⁴¹ and 1500 MHz for the Orin). As low frequencies, we employ 542 the four lowest levels available in the boards (345, 500, 625, 543 and 806 MHz for the TX2 and 115, 192, 268, and 345 MHz ⁵⁴⁴ for the Orin). We employ a β value of 9, as used in [6]. In 545 our setup, this means that while DVFS is applied, the affected 546 cores execute at the high frequency for 0.25 ms and then at the 547 lower frequency for 2.25 ms. To further visualize the effect of ⁵⁴⁸ the DVFS on the malicious transmitter application, in Fig. 5 ⁵⁴⁹ we show the power signal from the Jetson TX2 platform for the $_{550}$ transmission of a packet of 0xb5 without the countermeasure



Fig. 5. Power signal of the Jetson TX2 platform during the transmission of a packet of 0xb5 at a maximum core frequency (up) and while applying DVFS to the attacking core (down). The annotated bits correspond to the decoded packet by the receiver module.

(top) and while the DVFS countermeasure is active (bottom). ⁵⁵¹ As can be seen from the figure, the final decoded message is ⁵⁵² significantly affected by the changes in the power. We properly ⁵⁵³ evaluate the transmission error rates produced by the different ⁵⁵⁴ countermeasures techniques further in Section IV-C. ⁵⁵⁵

Furthermore, besides evaluating our system-information 556 countermeasures, we develop two extra naive approaches and 557 one semi-informed technique for comparison purposes. These 558 approaches do not consider the system information explicitly 559 but rather apply a fixed action. 560

The two naive techniques are fixed core on cluster 0 (FC0) 561 and fixed core on cluster 1 (FC1). In the FC0 approach, 562 we always migrate the malicious application to the first 563 core within the 4-processor cluster. In the FC1 technique, 564 we move it to the first core within the 2-processor cluster. 565 Additionally, in our evaluation we include an extra heuristic. 566 This straightforward semi-informed heuristc, which we name 567 worst-performing core (WPC), finds the core with the lowest- 568 IPS value and assigns the attacking application to that core 569 regardless of the cluster organization. For these three addi- 570 tional policies, when other applications are executing in the 571 newly selected core for the malicious application, we exchange 572 the applications' cores so that the policy is always followed 573 in the same manner as our WPCBPC heuristic. After the 574 migration happens, we apply DVFS to the affected cluster to 575 mitigate the attack. 576

All the experiments that follow include the state-of-the-art 577 DVFS approach [6], the naive techniques, and our system- 578 informed approaches for comparison purposes. 579

C. Covert Channel Mitigation

In this first experiment, we evaluate the effectiveness of 581 the different countermeasure techniques to mitigate the attack 582 by affecting the transmission. To do so, we sent a total of 583

580

 TABLE II

 Average Results for the Baseline and the Different Countermeasure Approaches Under

 50 Different Workloads on the Jetson TX2 Platform

Metric -	Approach									
	Baseline	DVFS [6]	FC0	FC1	NN	RF	WPC	WPCBPC	XGB	
Makespan (s)	210.12	358.63	407.7	284.81	280.47	301.26	282.51	269.38	268.03	
Power (mW)	4999	4098	4009	4564	4609	4631	4489	4705	4759	
Energy (J)	1050.48	1469.8	1634.64	1300.03	1292.63	1395.23	1268.32	1267.36	1275.63	
EDP (Js)	220,727.79	527,116.38	666,442.94	370,260.59	362,544.76	420,326.52	358,313.13	341,403.66	341,909.21	

TABLE III

Average Results for the Baseline and the Different Countermeasure Approaches Under 50 Different Workloads on the Jetson Orin Platform

Metric					Approach				
	Baseline	DVFS [6]	FC0	FC1	NN	RF	WPC	WPCBPC	XGB
Makespan (s)	183.36	296.83	418.89	234.44	239.8	191.26	291.76	184.92	213.22
Power (mW)	4960	4640	4368	4816	4918	5067	4723	5030	5080
Energy (J)	909.48	1377.2	1829.84	1129.08	1179.23	969.17	1377.87	930.22	1083.14
EDP (Js)	166,761.97	408,794.91	766,500.5	264,702.49	282,778.99	185,364.16	402,006.12	172,015.89	230,947.23



Fig. 6. BER for the transmitter attack with no countermeasure applied (base) and with each one of the evaluated countermeasure techniques on the Jetson TX2 platform.

⁵⁸⁴ 800 bits as 8-bit packets using the malicious transmitter. We ⁵⁸⁵ implement a simple receiver that reads the power of the system ⁵⁸⁶ and decodes the information being transmitted.

Fig. 6 shows the results from this experiment. When no 587 ⁵⁸⁸ countermeasure is active (Base), the bit error rate (BER) from 589 the transmission is very low (e.g., less than 5%). However, 590 once the countermeasures are active, the BER increases drastically. Because of the transition to low frequencies in 591 ⁵⁹² the DVFS, the power of the system tends to decrease, as seen in Fig. 5. This means that most of the bits of 1 would 594 be interpreted as 0 while the bits of 0 are likely interpreted 595 correctly. For a transmission with a balanced quantity of 1's ⁵⁹⁶ and 0's, the expected error rate due to the countermeasure is ⁵⁹⁷ then 50%. As seen in the figure, this is exactly the case for ⁵⁹⁸ all of the techniques. Ultimately, this experiment shows that ⁵⁹⁹ all the proposed countermeasures are effective for mitigating 600 power-based covert channels.

601 D. Energy and Performance Penalty

In order to evaluate the energy and performance penalty 603 of the different countermeasure techniques we devised an 604 experiment where we generated 50 random workloads from the 605 application set. After the workload generation, we simultane-606 ously run the applications alongside the malicious transmitter application. The transmitter application executes at all times 607 until the workload finishes. To replicate the behavior of a 608 covert channel detector, we wait for a period of 1 s after the 609 workload is launched, before triggering the countermeasure 610 technique. Then, we continue to apply the countermeasure 611 until the full workload has finished the execution. This process 612 is repeated for all the countermeasure techniques: the state-of- 613 the-art DVFS approach (DVFS), FC0, FC1, WPC, WPCBPC, 614 NN, RF, and XGBoost (XGB). Notably, to keep fairness, all 615 techniques are evaluated with the same workload set. The 616 orchestration of the experiment and corresponding monitoring 617 is done by the resource management application, as described 618 in Section III-A. To reduce the effects of cached data in the 619 experiments, we run all the workloads with one technique 620 before moving to the next technique. The workloads are 621 executed in the same order for all techniques. Additionally, 622 we add delay of about 5 s between each workload to let the 623 system return to a semi-idle state before a new execution. 624

Tables II and III show the averaged metrics obtained from625the experiment for the baseline (no countermeasure applied)626and all the different techniques on the two evaluation plat-627forms. As a metric for performance, we report the average628execution time of the whole workload from the moment we629launch all the applications (done simultaneously) until the last630application finishes its execution (i.e., makespan).631

We measure the average power consumption of each run. ⁶³² Then, we compute the energy and energy-delay Product ⁶³³ (EDP), as a measurement of the efficiency of the system. ⁶³⁴ Notably, since the resource management orchestration application executes in the system concurrently with the workload the ⁶³⁶ overhead in the system due to techniques is already included ⁶³⁷ as part of the obtained metrics. ⁶³⁸

From the tables, it is clear that all the countermeasures ⁶³⁹ affect negatively the energy and performance of the system. ⁶⁴⁰ It is important to notice that this effect is expected as it is ⁶⁴¹ the cost of mitigating the attack. Notably, the power in the ⁶⁴² system due to countermeasures is overall reduced, as it can ⁶⁴³ also be seen in Fig. 7. From the normalized power, it would ⁶⁴⁴ seem as if the state-of-the-art DVFS and FC0 are the best ⁶⁴⁵ approaches. This again is a product of the frequency reduction ⁶⁴⁶



Fig. 7. Normalized power in the system due to the different countermeasures on both evaluation platforms.



Fig. 8. Performance and energy penalty over the baseline implementation in the system due to the different countermeasure techniques on the Jetson TX2 platform.



Fig. 9. Performance and energy penalty over the baseline implementation in the system due to the different countermeasure techniques on the Jetson Orin platform.

⁶⁴⁷ due to the DVFS mechanism. However, as our further results ⁶⁴⁸ show, from an energy and performance point of view the case ⁶⁴⁹ is exactly the opposite. As our following results indicate, the ⁶⁵⁰ power consumption of the system while the countermeasure ⁶⁵¹ is active is not an indication of the efficiency of the system, ⁶⁵² especially considering the performance penalty.

To better dissect and analyze the impact on the system's efficiency due to the countermeasures, we plot the performance and energy penalty for both platforms in Figs 8 and 9. As can be be seen, the state-of-the-art DVFS countermeasure has a high overhead of about 70% for the Jetson TX2 and about 62% for the Jetson Orin. This is a significant difference over the means that the performance penalty due to DVFS countermeasure is significantly higher on an embedded system. This is an interesting effect that has not been reported before this work.



Fig. 10. EDP penalty in the system due to the different countermeasures on both evaluation platforms.

Moreover, the FC0 technique has the worst performance ⁶⁶³ and energy penalty in both platforms. This outcome can be ⁶⁶⁴ expected since this approach forces the DVFS to be applied ⁶⁶⁵ to the bigger cluster, which consistently affects more cores ⁶⁶⁶ (and applications) at all times when applying DVFS. On ⁶⁶⁷ the other hand, the naive FC1 technique effectively reduces ⁶⁶⁸ the performance and energy penalties when compared to the ⁶⁶⁹ simple DVFS approach by affecting fewer cores. ⁶⁷⁰

More importantly, our system-informed approaches reduce 671 the performance penalty by up to 40% and up to 60% for 672 the Jetson TX2 and Orin, respectively, when compared to 673 the state-of-the-art technique. From an energy perspective, 674 our system-informed techniques reduce the penalty due to the 675 DVFS state-of-the-art countermeasure by about 20% in the 676 Jetson TX2 and up to 50% in the Jetson Orin. Moreover, 677 when combining the effect of both energy and performance in 678 EDP form, as can be seen in Fig. 10, it is clear that systeminformed approaches are generally more energy-efficient than 680 the reference and their naive counterparts. At their best, these techniques managed to reduce the EDP penalty by up to 84% 682 and 142% for the TX2 and Orin boards, respectively, when 683 compared to the simple state-of-the-art DVFS technique. 684

Our two other ML-based techniques resulted in slightly less 685 EDP reduction compared to our XGB-based technique in the 686 TX2 platform, while RF outperformed XGB on the Orin board. 687 On the Jetson TX2 board, our NN reduced the penalty by 688 about 70% while our RF reduced it by 48% compared to the 689 simple state-of-the-art DVFS technique. Given the observed 690 performance of the two models at design time (Table I), this 691 result was not necessarily expected, as RF outperformed NN in 692 terms of prediction accuracy. One possible explanation for this 693 might be that the RF model experiences inefficient memory 694 access due to the unpredictable traversal across its numerous 695 decision trees, leading to irregular and intensive memory 696 usage, thereby increasing the processor's energy demand 697 for memory accesses. On the other hand, our NN benefits 698 from more structured and regular memory access patterns, 699 reducing memory bandwidth requirements, and minimizing 700 data movement across the processor cores, thereby further 701 conserving energy. This represents an example where the 702 execution of the policy itself as part of the system changes the 703 expected behavior. As a result, the accuracy superiority of RF 704 was suppressed on this board, eventually leading to a longer 705

TABLE IV Average Results for the Baseline, State-of-the-Art, and System-Informed Countermeasures Under 25 Unseen Workloads on the Jetson TX2 Platform

Motric				Approach			
wienie	Baseline	DVFS [6]	NN	RF	WPC	WPCBPC	XGB
Makespan (s)	60.34	113.87	86.98	99.66	86.22	79.06	79.06
Power (mW)	4820	3707	4186	4091	4212	4250	4409
Energy (J)	290.83	422.08	364.09	407.75	363.13	336.02	348.61
EDP (Js)	17,548.89	48,062.73	31,668.36	40,636.06	31,309.16	26,566.06	27,560.82

TABLE V

AVERAGE RESULTS FOR THE BASELINE, STATE-OF-THE-ART, AND SYSTEM-INFORMED COUNTERMEASURES UNDER 25 UNSEEN WORKLOADS ON THE JETSON ORIN PLATFORM

Motric				Approach			
WICHIC	Baseline	DVFS [6]	NN	RF	WPC	WPCBPC	XGB
Makespan (s)	69.64	125.48	119.2	108.98	117.55	99.7	97.15
Power (mW)	4550	4263	4323	4396	4354	4381	4447
Energy (J)	316.87	534.95	515.26	479.06	511.8	436.78	431.99
EDP (Js)	22,066.8	67,125.85	61,419.26	52,207.57	60,162.34	43,546.54	41,967.37

makespan and higher-energy consumption for the application
workload compared to the NN. Even when their execution
affects the performance and energy consumption of the system,
our system-informed approach still significantly outperform
the blind state-of-the-art approach.

Interestingly, on the Jetson Orin board, RF outperforms NN r12 as expected by the training. In fact, as Fig. 9 shows, RF and WPCBPC manage to produce at most 4% performance and 7% r14 energy penalties in the system, which is a major improvement r15 when compared to the state-of-the-art technique. In fact, this r16 penalty is close to insignificant on this board, when compared r17 to the case when no countermeasure is applied. We believe r18 several factors contribute to this outcome. First, the Jetson r19 Orin board features a unified 4MB L3 cache, which reduces r20 the effect of the intense and irregular memory accesses the r21 RF techniques had on the TX2 platform, which lacks an L3 r22 cache. Moreover, the Orin board's homogeneous, modern, and r23 more powerful CPUs further enhance performance, helping to r24 achieve the expected results.

725 E. Generalization to Unseen Workloads

While our proposed system-informed heuristics are inherreal application-agnostic (i.e., no application feature is considered in the migration logic), that might not necessarily be the case for the ML-based approaches. While we do not use features from the applications themselves as input to MLmodels, since they are trained with execution traces from the SPEC2006 application set, it could be the case that the models are biased toward certain application behavior (e.g., memory or compute intensiveness).

In order to show the generality and the effectiveness of our 736 ML-based techniques under a wider diversity of applications, 737 we devised an experiment where we ran 25 completely new 738 workloads, where each workload is fully comprised of apps 739 never seen during training from the PARSEC 2 benchmark. 740 In each one of these new workloads, all applications are 741 selected randomly from the PARSEC 2 full application list. 742 Additionally, we have ensured that each application from the set appears at least in one workload. The results from this test $_{743}$ for both evaluation platforms can be seen in Tables IV and V. $_{744}$

For comparison purposes, we evaluate the baseline, the 745 state-of-the-art approach and the system-informed countermeasure techniques. As shown for both platforms, even though 747 new applications were unseen to the ML models during 748 training, they still achieve a very good performance, which is 749 consistent with our main experiments shown in Tables II and 750 III. Furthermore, as shown in Table V, XGB has delivered the 751 best performance out of the evaluated countermeasure techniques, surpassing even the WPCBPC heuristic in the Jetson 753 Orin platform. This means that the ML-based techniques are not only able to successfully generalize to unseen applications, 756 but can actually leverage the new workload characteristics to 756 overperform the other approaches. 757

F. Runtime Overhead Analysis

As mentioned in Section IV-D, the overhead that each 759 technique induces in the system from a performance and 760 energy point of view is already included in the final result 761 depicted in Table II, as the resource management orchestration 762 application runs in the system alongside the workload for all 763 the experiments. Moreover, the actual cost of task migration 764 in the applications themselves is also included already in the 765 reported metrics. 766

758

Nonetheless, in this section, we provide a more detailed 767 analysis on the part the overhead produced in the system by 768 each of the system-informed techniques. We omit the overhead 769 of the naive approaches (i.e., DVFS, FCO, and FC1) as no 770 processing is needed in the selection of new mapping to be 771 enforced by task migration. Table VI shows the overhead of 772 the system-informed techniques. As can be seen, the overhead 773 due to the heuristics is significantly lower than the ML-based 774 approaches since the computation needed to select the cluster 775 and core needed for the migration is rather simple for both 776 WPC and WPCBPC, and it only needs to be executed once 777 at each acting epoch (of 1 s). The ML-based approaches, 778 on the other hand, are called to predict the efficiency for 779 each possible nonredundant mapping confirmation. For the 780

TABLE VI Overhead of the Different System-Informed Techniques on the Both Evaluation Platforms

Platform		0	verhead	(ms)	
	NN	RF	WPC	WPCBPC	XGB
Jetson TX2	128.64	30.37	0.02	0.12	49.09
Jetson Orin	78.57	113.91	0.02	0.02	19.52

781 configuration of our evaluation platforms, this represents a 782 maximum of 15 nonredundant mapping configurations to be 783 evaluated. The number reported in Table VI is the accumulated 784 overhead of the ML-base techniques for all calls. This means 785 that in the worst case, the overhead of the techniques is rather 786 small at about 128 ms. As a final remark, it should be noted 787 that even though the heuristic approaches have much less overhead than the ML techniques, XGB is able to surpass the 788 789 heuristics in terms of performance for the workloads as seen 790 in Tables II and V. In other words, the overhead difference between both approaches is balanced by the improvement the 791 792 XGB technique produces in the workload, which is in the 793 end the relevant metric to compare both approaches on this 794 platform.

795 G. Machine Learning Versus Heuristics

As our experimental evaluation has shown, our systemriformed approaches are effective at mitigating the attack while reducing the energy and performance penalty on the reg system.

While presenting techniques from both ML and heuristics 800 ⁸⁰¹ domains, our intention in this article is not to indicate one best 802 technique between the different approaches. On the contrary, ⁸⁰³ as our results show, both approaches exhibit quite similar ⁸⁰⁴ performance (the difference in EDP penalty in our main exper-⁸⁰⁵ iment between WPCBPC and XGB is less than 0.2%). We seek to show how both traditional and ML-based policies can 806 ⁸⁰⁷ effectively serve the purpose of an efficient countermeasure. Both approaches have advantages and disadvantages when 808 ⁸⁰⁹ used for this purpose. Both the WPC and our WPCBPC 810 heuristics have low complexity and are very fast, as depicted in Table VI. These heuristics focus on optimizing performance, 811 ⁸¹² by reducing the negative effect of the DVFS mechanism. 813 However, by only using IPS this approach does not consider 814 the efficiency of the full system due to the current execution 815 scenario. When dealing with diverse workloads, specially 816 in a potentially more complex system (e.g., many-core), 817 this information might not be sufficient to produce optimal 818 results. The ML-based approaches, on the other hand, have a 819 greater overhead when compared to the heuristics, but as just ⁸²⁰ discussed in Section IV-F they compensate for this overhead 821 by producing efficient execution scenarios. Moreover, the ML-822 based approach utilizes execution features to learn the behavior 823 of the system, even hidden or nonmeasurable parameters. ⁸²⁴ This means that with enough training, the approaches can be 825 extended and adapted to perform well under diverse execution 826 scenarios. Indeed, as we have demonstrated exactly this in 827 Section IV-E, where the ML techniques were successfully able 828 to generalize correctly to the new application set. Moreover, 829 under this new execution scenario, the XGB model managed to outperform the best heuristic for the Jetson Orin board, ⁸³⁰ showing the potential advantage of the ML approach versus ⁸³¹ the implemented heuristics. ⁸³²

By providing countermeasures from both heuristics and ML domains we presented two successful avenues to the problem of mitigating power-based covert channels in an efficient manner, Regardless of their domain, our system-informed techniques were able to defeat the state-of-the-art countermeasure, proving to be the better solution to the problem.

V. CONCLUSION 839

In this article, we have highlighted the performance and 840 energy impact of traditional DVFS-based countermeasures to 841 power-based covert channels on embedded systems. We have 842 shown how the state-of-the-art DVFS method can produce up 843 to 70% performance penalty on an embedded platform when 844 the attack is present at all times, which differs greatly from 845 the reported penalty for general purpose multi-/many-core 846 systems. Moreover, we have proposed different techniques 847 from the heuristic and ML domain that, for the first time, 848 combine dynamic task migration and DVFS to mitigate 849 such attacks in an efficient and system-informed manner, 850 significantly reducing both energy and performance penalties. 851 From our experimentation on the commercial NVIDIA Jetson 852 TX2 and Jetson Orin embedded platforms, we were able to 853 successfully reduce the EDP penalty due to the state-of-the- 854 art DVFS-only countermeasure by more than 84% and 142%, 855 respectively, proving that our system-informed techniques are 856 a better approach to power-based covert channel mitigation. 857

References

- I. Miketic, K. Dhananjay, and E. Salman, "Covert channel communication as an emerging security threat in 2.5D/3D integrated systems," 860 Sensors, vol. 23, no. 4, p. 2081, 2023.
- R. J. Masti, D. Rai, A. Ranganathan, C. Müller, L. Thiele, and 862
 S. Capkun, "Thermal covert channels on multi-core platforms," in *Proc.* 863
 USENIX Conf. Security Symp. (SEC), 2015, pp. 865–880.
- [3] J. González-Gómez, K. Cordero-Zuñiga, L. Bauer, and J. Henkel, "The 865 first concept and real-world deployment of a GPU-based thermal covert 866 channel: Attack and countermeasures," in *Proc. Design, Autom. Test 867 Europe Conf. Exhibit. (DATE)*, 2023, pp. 1–6.
- [4] I. Giechaskiel, K. B. Rasmussen, and J. Szefer, "C³APSULe: Cross-FPGA covert-channel attacks through power supply unit leakage," in 870 Proc. IEEE Symp. Security Privacy (SP), 2020, pp. 1728–1741.
- [5] H. Huang, X. Wang, Y. Jiang, A. K. Singh, M. Yang, and L. Huang, "On 872 countermeasures against the thermal covert channel attacks targeting 873 many-core systems," in *Proc. Design Autom. Conf. (DAC)*, 2020, 874 pp. 1–6. 875
- [6] H. Huang, X. Wang, Y. Jiang, A. K. Singh, M. Yang, and L. Huang, 876
 "Detection of and countermeasure against thermal covert channel in 877
 many-core systems," *IEEE Trans. Comput.-Aided Design Integr. Circuits* 878
 Syst., vol. 41, no. 2, pp. 252–265, Feb. 2022.
- [7] J. Wang, X. Wang, Y. Jiang, A. K. Singh, L. Huang, and M. Yang, 880 "Combating enhanced thermal covert channel in multi-/many-core 881 systems with channel-aware jamming," *IEEE Trans. Comput.-Aided* 882 *Design Integr. Circuits Syst.*, vol. 39, no. 11, pp. 3276–3287, Nov. 2020. 883
- [8] X. Wang et al., "Detection of thermal covert channel attacks based on 884 classification of components of the thermal signal features," *IEEE Trans.* 885 *Comput.*, vol. 72, no. 4, pp. 971–983, Apr. 2023.
- J. González-Gómez, M. B. Sikal, H. Khdr, L. Bauer, and J. Henkel, 887
 "Smart detection of obfuscated thermal covert channel attacks in manycore processors," in *Proc. 60th ACM/IEEE Design Autom. Conf. (DAC)*, 889
 2023, pp. 1–6.
- [10] J. L. Henning, "SPEC CPU2006 benchmark descriptions," ACM 891 SIGARCH Comput. Archit. News, vol. 34, no. 4, pp. 1–17, 2006.

858

- ⁸⁹³ [11] T. B. Paiva, J. Navaridas, and R. Terada, "Robust covert channels based
 ⁸⁹⁴ on DRAM power consumption," in *Proc. 22nd Int. Conf. Inf. Security*,
 ⁸⁹⁵ 2019, pp. 319–338.
- ⁸⁹⁶ [12] J. Haj-Yahya et al., "IChannels: Exploiting current management mechanisms to create covert channels in modern processors," in *Proc.*⁸⁹⁸ ACM/IEEE 48th Annu. Int. Symp. Comput. Archit. (ISCA), 2021,
 ⁸⁹⁹ pp. 985–998.
- M. Gross, R. Kunzelmann, and G. Sigl, "CPU to FPGA power covert channel in FPGA-SoCs," Cryptology ePrint Archive, IACR, Bellevue,
 WA, USA, Rep. 2023/429, 2023. [Online]. Available: https://eprint.iacr. org/2023/429
- 904 [14] D. B. Bartolini, P. Miedl, and L. Thiele, "On the capacity of thermal
 905 covert channels in multicores," in *Proc. Eur. Conf. Comput. Syst.* 906 (*EuroSys*), 2016, pp. 1–16.
- 907 [15] Z. Long, X. Wang, Y. Jiang, G. Cui, L. Zhang, and T. Mak, "Improving
- the efficiency of thermal covert channels in multi-/many-core systems,"
 in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*, Apr. 2018,
 pp. 1459–1464.
- [16] K. Dhanajay, V. F. Pavlidis, A. K. Coskun, and E. Salman, "High bandwidth thermal covert channel in 3-D-integrated multicore processors," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 30, no. 11, pp. 1654–1667, Nov. 2022.
- ⁹¹⁵ [17] T. Trochatos, A. Etim, and J. Szefer, "Security evaluation of thermal covert-channels on SmartSSDs," 2023, arXiv:2305.09115.
- 917 [18] D. Ma and R. Bondade, "Enabling power-efficient DVFS operations on silicon," *IEEE Circuits Syst. Mag.*, vol. 10, no. 1, pp. 14–30, 1st Quart., 2010.
- 920 [19] A. Das, A. Kumar, B. Veeravalli, C. Bolchini, and A. Miele, "Combined
- DVFS and mapping exploration for lifetime and soft-error susceptibility
- improvement in MPSoCs," in Proc. Design, Autom. Test Europe Conf.
 Exhibit. (DATE), 2014, pp. 1–6.

- [20] P. Rahimi, A. K. Singh, and X. Wang, "Selective noise based powerefficient and effective countermeasure against thermal covert channel attacks in multi-core systems," *J. Low Power Electron. Appl.*, vol. 12, 926 no. 2, p. 25, 2022. [Online]. Available: https://www.mdpi.com/2079-9268/12/2/25 928
- [21] J. Gonzalez-Gomez, L. Bauer, and J. Henkel, "Cache-based side-channel 929 attack mitigation for many-core distributed systems via dynamic task 930 migration," *IEEE Trans. Inf. Forensics Security*, vol. 18, pp. 2440–2450, 931 2023.
- [22] Q. Wu, X. Wang, and J. Chen, "Defending against thermal covert 933 channel attacks by task migration in many-core system," in *Proc. IEEE* 934 *3rd Int. Conf. Circuits Syst. (ICCS)*, 2021, pp. 111–120. 935
- [23] B. Pourmohseni, S. Wildermann, F. Smirnov, P. E. Meyer, and 936 J. Teich, "Task migration policy for thermal-aware dynamic 937 performance optimization in many-core systems," *IEEE Access*, vol. 10, 938 pp. 33787–33802, 2022. 939
- [24] M. B. Sikal, H. Khdr, M. Rapp, and J. Henkel, "Machine learning-based 940 thermally-safe cache contention mitigation in clustered manycores," 941 in *Proc. 60th ACM/IEEE Design Autom. Conf. (DAC)*, 2023, 942 pp. 1–6. 943
- [25] T. Marinakis, S. Kundan, and I. Anagnostopoulos, "Meeting power 944 constraints while mitigating contention on clustered multiprocessor 945 system," *IEEE Embedded Syst. Lett.*, vol. 12, no. 3, pp. 99–102, 946 Sep. 2020.
- [26] "PERF: Linux profiling with performance counters," Jun. 2009. [Online]. 948 Available: https://perf.wiki.kernel.org/index.php/Main_Page 949
- [27] F. Pedregosa et al., "Scikit-learn: Machine learning in Python," J. Mach. 950 Learn. Res., vol. 12, pp. 2825–2830, Nov. 2011. 951
- [28] C. Bienia and K. Li, "Parsec 2.0: A new benchmark suite for chipmultiprocessors," in *Proc. 5th Annu. Workshop Model., Benchmarking* 953 *Simulat.*, 2009, p. 37. 954