FPonAP: Implementation of Floating Point Operations on Associative Processors

Walaa Amer¹⁰, Mariam Rakka¹⁰, Graduate Student Member, IEEE, and Fadi Kurdahi¹⁰, Fellow, IEEE

Abstract-The associative processor (AP) is a processing in-1 2 memory (PIM) platform that avoids data movement between 3 the memory and the processor by running computations directly 4 in the memory. It is a parallel architecture based on content 5 addressable memory (CAM), allowing it to address data by its 6 content and thus accelerating search and pattern recognition 7 tasks. APs are suggested as a promising solution to the memory 8 wall caused by the data movement bottleneck in traditional Von-Neumann architectures for data-driven applications, such 9 10 as machine learning. However, modern implementations of the 11 AP still lack support for floating point (FP) operations that are 12 heavily used in the target applications. In this letter, we present 13 a novel implementation of FP operations on the AP and evaluate 14 its performance on the levels of latency and energy, showing 15 that the proposed solution outperforms parallel FP execution on 16 central processing unit and even GPU for large vector sizes.

17 *Index Terms*—Associative processor (AP), floating point (FP), 18 processing in-memory (PIM).

I. INTRODUCTION

19

N CONVENTIONAL Von-Neumann systems, data are 20 frequently transferred back and forth between the central 21 22 processing unit (CPU) and memory, leading to significant 23 delays and energy consumption. One of the promising tech-²⁴ nologies tackling this issue is processing-in-memory (PIM). 25 This new computing paradigm integrates computational capa-²⁶ bilities directly within the memory chips, enabling data to 27 be processed where it resides and reducing the need for data ²⁸ transfer. This approach can dramatically enhance performance 29 and efficiency, particularly for data-driven applications, such as ³⁰ machine learning, big data analytics, and real-time processing. The associative processor (AP) is a content addressable 31 32 memory (CAM)-based parallel computing architecture. CAMs 33 are memory structures where data can be retrieved by its con-34 tent instead of the address where the data are stored. The CAM 35 backbone of the AP, designed to efficiently handle parallel 36 search and pattern-matching operations, gives this architecture 37 an advantage over conventional processors. It allows it to 38 perform massively parallel look-up table (LUT)-based logical 39 and arithmetic operations on stored input data across the entire 40 memory array through a repetitive pattern of compare and 41 write CAM cycles. However, until now, the proposed AP

The authors are with the Center for Embedded and Cyber-Physical Systems, University of California at Irvine, Irvine, CA 92697 USA (e-mail: walaaa@ uci.edu; mrakka@uci.edu; kurdahi@uci.edu).

Digital Object Identifier 10.1109/LES.2024.3446912



Fig. 1. (a) Data format in the AP. (b) Fixed-point addition LUT. (c) 2-bit fixed-point addition on the AP.

architectures can only run fixed point computations, due to the 42 complexity of floating point (FP) operations. 43

FP is a method of representing real numbers in a way 44 that can accommodate a wide range of values. The IEEE 45 754 standard defines the most widely used FP representation, 46 specifying formats for single-precision (32-bit) and double- 47 precision (64-bit) numbers. 48

Unlike the fixed-point representation, the FP representation 49 allows numbers to be expressed in a scientific notation-like 50 format. The flexibility of the FP representation enables it to 51 handle very large and very small numbers efficiently, making 52 it essential for scientific computations. However, implement-53 ing such operations on the AP becomes challenging as the 54 execution steps vary from one memory entry to the other and 55 thus cannot be easily performed uniformly across all entries. 56

In this letter, we introduce an algorithmic implementation 57 of FP addition, subtraction, multiplication, and division on the 58 AP. Our contributions are summarized as follows. 59

- 1) We develop a novel format for representing data in 60 the AP and novel LUTs for FP number comparison, 61 normalization, and denormalization. 62
- 2) We propose algorithms for word-parallel FP operations 63 tailored for the capabilities of the AP. 64
- 3) Our simulator evaluation shows that the proposed FP
 65 implementation outperforms the CPU and GPU on the
 66 level of latency and energy for large vector sizes, even
 67 in the worst-case scenario.

II. BACKGROUND AND RELATED WORKS

69

APs benefit from the search speed that the CAM offers by 70 applying it to perform more complex word-parallel bit-serial 71 computations. The operations are saved as LUTs. For every 72 bit position, each entry in the LUT is passed as the key with 73

1943-0671 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Manuscript received 11 August 2024; accepted 12 August 2024. This work was supported in part by the U.S. National Science Foundation (NSF) under Grant CNS 2213404. This manuscript was recommended for publication by A. Shrivastava. (*Corresponding author: Walaa Amer.*)

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
S1	E11	E12 E	13	0	MH11	MH12	M11	M12	M13	M14	0	S2	E21	E22	E23	0	MH21	M21	M22	M23	M24	Sw - Sh	Mch	D - R/L	с	Diff1	Diff2	Diff3	0	0	1

Fig. 2. Proposed format.

74 the input bits in that position and needed bits for the operation 75 masked. During the compare phase, the key is compared to 76 the masked entries, and the tag is set for the rows where the 77 key matches the content. This step is followed by the write 78 phase where the corresponding output of this LUT entry is 79 written for the rows with set tags. Fig. 1 shows an example 80 of the fixed-point 2-bit addition on a word-parallel AP. The 81 AP has only two rows for simplicity. The first step is to add 82 the least significant bits (LSBs), so the bits in this position in 83 A and B and the carry bit are masked. In the LUT, entries 84 1, 6, and 7 incur no change in the results, and thus are not 85 compared against the input. During the first pass, the second 86 entry of the LUT (001) is passed as the key representing "0" 87 for C, "0" for A0, and "1" for B0. In this example, the keys ⁸⁸ of the first and second (010) passes do not match with any 89 entry in the AP. However, the third one (011) matches with ⁹⁰ the first entry in the AP, so its tag is set to 1. During the write 91 cycle, the result and updated carry value of that LUT pass are 92 written to their corresponding bits R0 and C in the AP rows 93 with set tags. The fourth and fifth passes do not match with ⁹⁴ any entry. The same process is repeated for bit 2, where the 95 first LUT pass matches the second AP entry.

This AP architecture has been proposed many years ago. 96 97 Reference [1] is one of the remarkable resources that first 98 offered deep insight into the principles of content-addressable ⁹⁹ memory-based designs. Followed by this book, Scherson et al. 100 published [2] where they proposed a novel architecture for 101 logic and arithmetic operations on APs that enables the compu-102 tations to be massively parallelized. They also demonstrate the ¹⁰³ potential of this architecture to run FP operations. Since then, ¹⁰⁴ researchers have further developed APs to use them for various 105 applications, including heavily parallel computations, such as ¹⁰⁶ database analytic queries [3], convolution [4], and even deep ¹⁰⁷ learning inference [5]. Additional architectural optimizations 108 to the AP have been also proposed. Golden et al. [6] presented virtual vector instruction set on the AP. Zha and Li [7] 109 a 110 presented an optimized version of the traditional AP with its 111 own instruction set architecture (ISA) and micro architecture. 112 However, all of these implementations still run all of the 113 computations using fixed point.

Compared to fixed point, FP operations are much more complex. Specifically, FP addition requires first representing the two operands with the same exponent (by shifting the mantissa of the smaller number), then adding the mantissas, adjusting the exponent of the resulting value, and finally normalizing the result. FP multiplication is simpler but still added and their mantissas are multiplied and finally the result added and their mantissas are multiplied and finally the result require by themselves a layered implementation with several passes over several LUTs. Implementing these steps on the the AP becomes a challenge seen that the operations cannot be uniformly performed over all rows in the memory.

 TABLE I

 Function of Every Bit in Proposed Format

Bit Position	Function
1&13	Sign bits of N1 and N2
2-4	Exponent Bits of N1
5&12&17	Zero bits used for shifting N1 right, N1 left, N2 right
6-7	Hidden mantissa bits of N1
8-11	Fraction mantissa bits of N1
14-16	Exponent bits of N2
18	Hidden mantissa bit of N2
19-22	Fraction mantissa bits of N2
23	Bit indicating a need for switching/shifting N1 and N2
	in this row
24	Bit assisting correct parallel functional simulation
25	Bit indicating that comparing N1 and N2 is done or the
	direction of shifting (left or right)
26	Carry bit for addition and subtraction
27-29	Bits to store the difference E1-E2
30-32	Bits to store1 for incrementing/decrementing

Algorithm	1:	FP	Addition	Algorithm	on	AP
-----------	----	----	----------	-----------	----	----

Input :	the content	addressable	memory	array	cam
Output:	cam				

1 cam ← Init()

- **2** for $i \leftarrow 0$ to n 1 do in parallel
- 3 $Sw \leftarrow Compare(N1, N2)$
- 4 $(N1, N2) \leftarrow \text{Switch}(N1, N2, switch)$
- 5 $Diff \leftarrow FindDiff(E1, E2)$
- 6 $M2 \leftarrow \text{Denormalize}(M2, Diff)$
- 7 $M1 \leftarrow AddMantissa(M1, M2)$
- **8** $Diff \leftarrow Clear(Diff)$
- 9 $(M1, Diff) \leftarrow \text{Normalize}(M1, R/L)$
- 10 $E1 \leftarrow AddSubExp(E1, Diff)$

11 end forpar

12 return cam

III. PROPOSED SOLUTION

A. Floating Point Addition and Subtraction

FP Addition is a complex operation, mainly since it includes ¹²⁹ shifting operations that are needed for denormalizing the ¹³⁰ operands to add the mantissas and then normalizing the result. ¹³¹ The amount of shifting is different for every entry in the ¹³² AP, and thus implementing it as a parallel operation becomes ¹³³ challenging. To tackle this problem, we propose a novel ¹³⁴ format for correct word-parallel 8-bit FP addition/subtraction ¹³⁵ on the AP, shown in Fig. 2. We are assuming an E3M4 ¹³⁶ representation, where 1 bit is reserved for the sign, 3 bits for ¹³⁷ the exponent, and 4 bits for the mantissa. However, this format ¹³⁸ can be generalized to other data types, such as 8-bit E4M3, ¹³⁹ half-precision, full-precision, and double-precision. Table I ¹⁴⁰ elaborates on the use of every bit in the format.

Algorithm 1 explains the different steps followed to compute FP addition on the AP. Line 1 shows the first step which 143 is to load the values into the AP in the correct format shown 144

127

TABLE II PROPOSED LUTS. (A) LUT FOR COMPARING SIGNS. (B) LUT FOR COMPARING EXPONENTS OR MANTISSAS. (C) LUT FOR SHIFTING RIGHT. (D) LUT FOR SHIFTING LEFT

		(a)						(ł)		
S 1	S2	Sw	D	Note	D	Ε	1 I	E2	Sw	D	Note
0	0	0	0	NC^1	$\overline{0}$	0	()	0	0	NC
0	1	0	1		0	0	1	L	1	1	
1	0	1	1		0	1	()	0	1	
1	1	0	0	NC	0	1	1	L	0	0	NC
					1	х	,	к	0	0	NC
		(c)						(0	ł)		
Sh	M1	M2	M2	Note		Sh	M1	M	2	M1	Note
0	0	0	0	NC		0	0	0		0	NC
0	0	1	0			0	0	1		1	
0	1	0	1			0	1	0		0	
0	1	1	1	NC		0	1	1		1	NC
1	х	0	0	NC		1	0	х		0	NC
1	х	1	1	NC		1	1	х		1	NC

 1 NC = No Change.

145 in Fig. 2, including copying N1 and N2 for every row and 146 initializing the values of the bits in yellow to zero, N1 and N2 147 being the two 8-bit FP operands. In line 3, the two operands ¹⁴⁸ are compared using the LUTs shown in Table II(a) and (b). ¹⁴⁹ For rows where N2 is larger than N1, the Sw flag in bit 23 is ¹⁵⁰ raised. In line 4, the switching operation is executed for the ¹⁵¹ previously flagged rows. These two steps ensure that N1 is 152 larger than N2 for all entries in the memory, allowing us to 153 run the same following steps on all rows in parallel. Then, in ¹⁵⁴ line 5, the difference between the two exponents is computed 155 and saved in *Diff* in order to identify the amount of shifting 156 needed to denormalize N2 in line 6. This latter step requires 157 the shifting operation that introduces variation across rows. To ¹⁵⁸ tackle this issue, we developed the LUTs shown in Table II(c) 159 and (d) implementing a shift operation for both right and left, ¹⁶⁰ respectively. While denormalizing, the shifting left operation ¹⁶¹ will take place *Diff* times. Before every iteration, *Diff* will be 162 compared to zero, and if the condition is satisfied, the shift 163 flag Sh will be set for that specific row. The Sh flag will then ¹⁶⁴ be included in the comparing operation as shown in the tables. ¹⁶⁵ If the flag is set, shifting is not performed and no change takes 166 place. Now that M1 and M2 are aligned, they are added in ¹⁶⁷ line 7 and their result is stored in place of M1. The difference 168 bits are then cleared in line 8 in order to reuse them as a 169 counter to identify the amount of shifting needed to normalize 170 the results. The result stored in M1 is then normalized in 171 line 9 while keeping track of the number of shifts made in 172 the counter. Finally, the value stored in the counter is added 173 or subtracted from the exponent E1 in line 10 to find the final normalized format of the result. To implement subtraction, 174 175 the mantissa addition in line 7 is replaced by mantissa subtraction. 176

The complexity of the FP addition is $O(m^2)$, *m* being the number of bits representing the mantissa, as shown in

¹⁷⁹
$$T_{\text{FPAdd}} = T_{\text{Comp}} + T_{Sw} + T_{\text{FindDiff}} + T_{\text{Denorm}}$$

¹⁸⁰ $+ T_{\text{AddMant}} + T_{\text{Clr}} + T_{\text{Norm}} + T_{\text{AddSubExp}}$

184

209

Algorithm 2: FP Mult and Div Algorithms on AP	
Input : the content addressable memory array <i>cam</i>	
Output: cam	
$1 \ cam \leftarrow \text{Init}()$	
2 for $i \leftarrow 0$ to $n-1$ do in parallel	
$3 E1 \leftarrow AddExp(E1, E2)$	
4 $M1 \leftarrow MultMantissa(M1, M2)$	
5 $(M1, Diff) \leftarrow \text{Normalize}(M1, R/L)$	
$6 \qquad E1 \leftarrow \text{AddSubExp}(E1, Diff)$	
7 end forpar	
8 return cam	

$$= 2 * \left(O(s + m + e) + O(e) + O\left(m + m^2 + m * 2^e\right) \right)$$
 181
+ $O(m) + O(1)$ 182

$$= O(m^2). \tag{1} 183$$

B. Floating Point Multiplication

Algorithm 2 explains the different steps followed to com- 185 pute FP multiplication on the AP. The process is initialized 186 by loading the values into the AP in the format previously 187 discussed in Fig. 2. For every row, the exponents are then 188 added in place. Following that step, the mantissas are multi- 189 plied also in place. Multiplication is implemented using the 190 shift method where the LSB of the multiplicand is checked at 191 every iteration and its value is added to the accumulator if the 192 LSB is set. The accumulator and multiplier are then shifted 193 by 1 to the right. For the mantissa multiplication, this process 194 is repeated m times. The final result is then normalized and 195 the amount of shifting applied to reach the normalized format 196 is saved in the variable Diff, which is finally used to adjust 197 the exponent of the result saved in E1 to the correct value. 198 To implement division, the divisor's exponent is subtracted 199 from the dividend's exponent instead of adding the exponents 200 in line 3, and the multiplication in line 4 is replaced by a 201 regular division. The complexity of the FP multiplication is 202 also $O(m^2)$ as shown in 203

 $T_{\rm FPMul} = T_{\rm AddExp} + T_{\rm MultMant} + T_{\rm Norm} + T_{\rm Denorm}$ ²⁰⁴

 $+ T_{AddSubExp}$ 205

$$= 2 * O(e) + O(m^{2}) + 2 * O(m + m^{2} + m * 2^{e})$$
²⁰⁶

$$= O\left(m^2\right). \tag{2} 207$$

IV. EVALUATION 208

A. Experimental Setup

=

The correctness of the proposed implementations was validated using a functional simulator in MATLAB. The truth ²¹¹ tables in Table II are implemented as LUTs which are then ²¹² used to simulate the execution of Algorithm 1 on the AP ²¹³ in software. The latency and energy consumption values are ²¹⁴ estimated using an SRAM-based AP simulator modeling the ²¹⁵ performance of the operations on a word-parallel AP using a ²¹⁶ 16 nm technology [8], based on values for energy consumption ²¹⁷ of write and compare operations provided by [9], including ²¹⁸



Fig. 3. Number of FP additions per cycle for different bit widths and memory sizes.

²¹⁹ the data transfer overhead. The simulator uses the operation's ²²⁰ trace recorded offline to estimate the energy and latency of ²²¹ executing the operation on the AP running at 1GHz. The traces ²²² used for this evaluation reflect the worst-case scenarios which ²²³ include for example the need to use every bits to compare the ²²⁴ two numbers, to always switch the two operands, and to shift ²²⁵ the maximum amount for normalization in all memory entries.

226 B. Results

Fig. 3 demonstrates the number of operations executed per 227 228 cycle for both the CPU, GPU, and the AP with different 229 configurations. For fair comparison, we are assuming a single- $_{230}$ core AMD Zen 2 CPU with an 1 \times 128 b FPU and a 231 single Nvidia P100 GPU core. For small bit widths and a ²³² large vector size, the AP is able to outperform the CPU. For $_{233}$ an 8-bit input, the AP with 16 K rows can compute $1.32 \times$ 234 more FLOPs/cycle than the CPU. However, as the bit width 235 increases, the AP's performance decreases but still performs better than the GPU for larger memory sizes. At 16-bit width. 236 the AP with 16 K vector size performs around $1.3 \times$ more 237 FLOPs per cycle than the GPU core. It is safe to conclude that 238 ²³⁹ for highly parallelizable computations with lower bit precision, ²⁴⁰ the AP can run faster computations than the traditional CPU ²⁴¹ and even the GPU. This is due to the AP's ability to run the 242 operations in word-parallel bit-serial mode on all the entries in 243 one shot.

In terms of energy, Fig. 4 shows its variation with respect 244 245 to the size of the data for the AP, the Intel Xeon 5670 246 CPU and the NVIDIA K20c for 64-bit FP addition. We rely ²⁴⁷ on the CPU energy consumption values provided by [10] 248 per data transfer from DRAM and FP addition and multiply ²⁴⁹ that by AP vector size. For the GPU energy values, we 250 estimate the power consumption for data transfer per byte ²⁵¹ and multiply that by 256 then add it to energy consumed ²⁵² for fp64 operation then multiply that by the vector size. The ²⁵³ plot shows that the AP consumed less energy than the CPU ²⁵⁴ and GPU for all visualized memory sizes. For a memory $_{255}$ size of 4096 rows, the AP is able to consume $1.72 \times$ and $_{256}$ 21.4× less energy than the CPU and GPU, respectively. These 257 savings are mainly due to the fact that data transfer is highly 258 reduced.



Fig. 4. Energy consumption (in J/FLOP) for executing FP addition on the AP, CPU, and GPU for different vector sizes.

V. CONCLUSION 255

In this letter, we propose a novel approach for implementing 260 FP operations on the AP by designing a supporting format and 261 LUTs. We propose algorithms for the FP addition, subtraction, 262 multiplication, and division tailored for the capabilities of the 263 AP. Results show that our implementation enables faster and 264 more energy-efficient highly parallelizable and low-precision 265 FP computations than the CPU and GPU. 266

Acknowledgment

The views, opinions, and/or findings contained in this letter ²⁶⁸ are those of the authors and should not be interpreted as ²⁶⁹ representing the official views or policies, either expressed or ²⁷⁰ implied, of the U.S. NSF. ²⁷¹

References

272

267

- C. C. Foster, *Content Addressable Parallel Processors*. New York, NY, 273 USA: Van Nostrand Reinhold Co., 1982.
- I. D. Scherson, D. A. Kramer, and B. D. Alleyne, "Bit-parallel arithmetic 275 in a massively-parallel associative processor," *IEEE Trans. Comput.*, 276 vol. 41, no. 10, pp. 1201–1210, Oct. 1992.
- H. Caminal, Y. Chronis, T. Wu, J. M. Patel, and J. F. Martínez, 276
 "Accelerating database analytic query workloads using an associative 279
 processor," in *Proc. 49th Annu. Int. Symp. Comput. Archit.*, 2022, 280
 pp. 623–637. [Online]. Available: https://doi.org/10.1145/3470496. 281
 3527435
- [4] H. E. Yantır, A. M. Eltawil, and K. N. Salama, "IMCA: An efficient inmemory convolution accelerator," *IEEE Trans. Very Large Scale Integr.* 284 (VLSI) Syst., vol. 29, no. 3, pp. 447–460, Mar. 2021.
- [5] J. Silveira and L. Wanner, "Design and evaluation of associative 286 processing kernels," in *Proc. IEEE 33rd Int. Symp. Comput. Archit. High 287 Perform. Comput. (SBAC-PAD)*, 2021, pp. 64–73. 288
- [6] C. Golden, D. Ilan, C. Huang, N. Zhang, Z. Zhang, and C. Batten, 289 "Supporting a virtual vector instruction set on a commercial compute-290 in-SRAM accelerator," *IEEE Comput. Archit. Lett.*, vol. 23, no. 1, 291 pp. 29–32, Jan.–Jun. 2024. 292
- Y. Zha and J. Li, "Hyper-ap: Enhancing associative processing through 293 a full-stack optimization," in *Proc. ACM/IEEE 47th Annu. Int. Symp.* 294 *Comput. Archit. (ISCA)*, 2020, pp. 846–859.
- [8] M. Rakka, M. E. Fouda, R. Kanj, A. Eltawil, and F. J. Kurdahi, 296
 "Design exploration of sensing techniques in 2T-2R resistive ternary 297
 CAMs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 2, 298
 pp. 762–766, Feb. 2021. 299
- H. E. Yantır, A. M. Eltawil, and F. J. Kurdahi, "A two-dimensional 300 associative processor," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, 301 vol. 26, no. 9, pp. 1659–1670, Sep. 2018.
- [10] D. Molka, D. Hackenberg, R. Schöne, and M. S. Müller, "Characterizing 303 the energy consumption of data transfers and arithmetic operations 304 on x86-64 processors," in *Proc. Int. Conf. Green Comput.*, 2010, 305 pp. 123–133. 306