A Novel Insight Into the Vulnerability of DDR4 DRAM Cells Across Multiple Hammering Settings

Ranyang Zhou¹⁰, Graduate Student Member, IEEE, Jacqueline Liu¹⁰, Student Member, IEEE, Nakul Kochar, Member, IEEE, Sabbir Ahmed, Student Member, IEEE, Adnan Siraj Rakin, Member, IEEE, and Shaahin Angizi¹⁰, Senior Member, IEEE

Abstract-RowHammer stands out as a prominent example, ² potentially the pioneering one, showcasing how a failure mech-3 anism at the circuit level can give rise to a significant and 4 pervasive security vulnerability within systems. Prior research 5 has approached RowHammer attacks within a static threat model 6 framework. Nonetheless, it warrants consideration within a more 7 nuanced and dynamic model. This letter presents a low-overhead 8 DRAM RowHammer vulnerability profiling technique, which 9 utilizes innovative test vectors for categorizing memory cells into 10 distinct security levels. The proposed test vectors intentionally 11 weaken the spatial correlation between the aggressors and victim 12 rows before an attack for evaluation, thus aiding designers in 13 mitigating RowHammer vulnerabilities in the mapping phase. 14 While there has been no previous research showcasing the impact such profiling to our knowledge, our study methodically 15 **of** 16 assesses 128 commercial DDR4 DRAM products. The results 17 uncover the significant variability among chips from different 18 manufacturers in the type and quantity of RowHammer attacks ¹⁹ that can be exploited by adversaries.

20 Index Terms—DRAM, memory security, RowHammer.

21

I. INTRODUCTION

RECENT research has demonstrated that adversaries can exploit the RowHammer vulnerability present in DRAM to systematically and precisely manipulate bits across diverse applications, including proficiently trained neural networks, resulting in a notable impact on accuracy [1], [2]. Illustrated r in Fig. 1(a), such so-called bit-flip attacks (BFAs) can reduce the accuracy of an 8-bit quantized ResNet-34 on the ImageNet from 73.1% to 0% by targeting only 5 bits. Fig. 1(b) reports that the RowHammer threshold has experienced a notable decline in recent years. For instance, on LPDDR4 (new), the attacker requires ~4.5 times fewer hammer counts (HCs) compared to DDR3 (new) [3].

To mitigate RowHammer attacks, comprehensive investigation, and analysis of pertinent influencing factors are imperative. As research progresses, error correction code (ECC) techniques [4], [5] have been developed across various directions to combat RowHammer attacks. Intel's pTRR [6]

Manuscript received 20 August 2024; accepted 20 August 2024. This work was supported in part by the National Science Foundation under Grant 2228028. This manuscript was recommended for publication by A. Shrivastava. (*Corresponding author: Shaahin Angizi.*)

Ranyang Zhou, Nakul Kochar, and Shaahin Angizi are with the Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ 07102 USA (e-mail: rz26@njit.edu; nk548@njit.edu; shaahin.angizi@njit.edu).

Jacqueline Liu, Sabbir Ahmed, and Adnan Siraj Rakin are with the Department of Computer Science, State University of New York at Binghamton, Binghamton, NY 13790 USA (e-mail: jliu28@binghamton.edu; sahmed9@binghamton.edu; arakin@binghamton.edu).

Digital Object Identifier 10.1109/LES.2024.3449232

(%) BFA ×1e+3 150 ┌─ Random Attack 125 Inference / 0 00 50 25 0 5 0 3 20 Model bit flips (a) (accumulative)

1

Fig. 1. (a) Targeted versus random bit-flipping for an 8-bit quantized ResNet-34 on ImageNet. (b) RowHammer thresholds [3].

and various research work propose a proactive strategy involv-39 ing the monitoring of row activations, termed HC. The 40 memory controller tracks HC and initiates refresh cycles 41 on victim rows once the number of row activations sur-42 passes a predefined maximum activate count (MAC) threshold 43 (T_{MAC}) , typically stored on the serial presence detect (SPD) 44 chip within the DRAM module [7]. Previous studies have 45 addressed attacks under a static threat model, emphasizing 46 fixed parameters. Kim et al. [8] were the pioneers in conduct-47 ing a study on the characteristics of RowHammer bit-flips in 48 DDR3 modules. With the prospect of having a RowHammer-49 less landscape, DDR4 modules have been introduced. One of 50 the recent works exploring the multisided fault injection model 51 is TRRespass [7]. Multiple software and hardware mitigation 52 mechanisms have been also proposed to reduce the impact 53 of RowHammer-based attacks [8], [9]. The hardware-based 54 research efforts can be classified into two categories, i.e., 55 victim-focused mechanism with probabilistic refreshing (e.g., 56 PRA [10] and ProTRR [9]) and *aggressor-focused* mechanism 57 by counting activations (e.g., TRR [11] and Hydra [12]). 58

Acknowledging the evolving nature of security threats, we 59 advocate for a more sophisticated and adaptable approach in 60 this letter. In contrast to static models, a dynamic framework 61 accommodates the fluidity of attack vectors and defense mech-62 anisms, thus providing a more comprehensive understanding 63 of RowHammer vulnerabilities. By embracing this perspective, 64 researchers can better anticipate emerging threats and devise 65 effective countermeasures to safeguard against RowHammer. 66 In this letter, we introduce a novel technique for profiling 67 DRAM RowHammer vulnerabilities with minimal overhead 68 that employs innovative test vectors to classify memory cells 69 into different security levels. The main contributions of this 70 letter are as follows. 71

 We demonstrate that the bit-flip induced by 72 RowHammer attacks is intricate and variable, 73 necessitating varied analyses associated with different 74 patterns applied in the RowHammer attack model. 75

1943-0671 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 2. DB and VC models.

76	2)	We propose a comprehensive classification of DRAM
77		cells referred to as cell's security level within the chip
78		to enhance the visibility of the impact of RowHammer
79		attacks.
	2)	XX7

3) We experimentally reveal substantial variability in the
robustness of cells across 128 chips sourced from
seven major DRAM manufacturers.

83 II. DRAM SECURITY LEVEL: NOVEL INSIGHT

A bit-flip occurs exclusively when there is a disparity in the 84 85 bit values of adjacent rows. This raises the query regarding ⁸⁶ the differentiation of data among DRAM rows, a consequence 87 of manufacturers' topology techniques. Consequently, the 88 likelihood of adjacent rows differing from the target row on ⁸⁹ every bit is exceedingly low, resulting in numerous bits within 90 the victim row sharing identical values with those in the ⁹¹ adjacent row. According to this hypothesis, certain bits remain ⁹² immune to flipping when adversaries employ a single-sided 93 (SG) attack strategy. Nonetheless, in the double-side (DB) ⁹⁴ attack model, the scenario becomes intricate. Ideally, the two 95 assailant rows would exhibit diversity, each contrasting with ⁹⁶ the victim row on every bit. However, in specific instances, the ⁹⁷ sheer abundance of distinct bits complicates this ideal scenario. Previous studies [5], [7], [12] have overlooked comparable 98 99 specifics, and their assessment of RowHammer relies on ¹⁰⁰ analyzing the subsequent conditions: 1) complete dissimilarity 101 between all bits of the attack row and the victim row ¹⁰² and 2) conducting experiments using real DRAM storage ¹⁰³ data. However, owing to technical disparities among various ¹⁰⁴ manufacturers, this data pattern can be perceived as random. 105 To enhance comprehension of the factors contributing to bit-106 flipping in RowHammer attacks, we decided to create a new ¹⁰⁷ research model. As shown in Fig. 2, we assume the DB attack ¹⁰⁸ is based on the ideal case where each bit of the aggressor rows 109 (A1 and A2) differs from the victim (V1). We hypothesize 110 that both cells in the attacking row exert a significant charging 111 effect on the cells in the victim row. Victim-Clone (VC) is ¹¹² our proposed attack model to make the victim row suffer less ¹¹³ when the DRAM is under the DB attack. Leveraging this ¹¹⁴ model, we can focus on a more detailed study of the effects of ¹¹⁵ leakage between cells and prolong the stability of cells within ¹¹⁶ the victim's row, preventing them from experiencing bit-flips 117 for an extended period. The VC model essentially copies the ¹¹⁸ victim row to one of the aggressor rows to ensure that each ¹¹⁹ bit of the victim row is only affected by one adjacent flipped 120 bit. As shown in Fig. 2, in this model, the cell in A1 has a ¹²¹ low charge effect, and that in A2 has a high charge effect.

Based on the findings reported in our preceding study [13], a direct correlation exists between the increment of HC and the observed rise in bit-flip occurrences in DRAM This pheto nomenon signifies an escalating number of cells susceptible to charge leakage as HC values increase. Alternatively, a transmission of individual HC values unveils distinct patterns in cell presence across different levels. Some cells



Fig. 3. Vulnerability of cells associated with the HC.

demonstrate consistent presence across multiple HC levels, 129 while others exhibit sporadic or negligible presence. Utilizing 130 a color-coded scheme to represent DRAM cell frequencies at 131 varying HC levels allows for the visualization of these patterns, 132 facilitating a more comprehensive understanding of DRAM 133 vulnerability to RowHammer attacks. As shown in Fig. 3, 134 assume we collect samples from the same chip subjected 135 to RowHammer attacks at various HC levels. In every tier, 136 we emphasize the cells where bit-flips occur. As the HC 137 escalates from upper to lower tiers, the number of these cells 138 generating bit-flips rises. We note that cells causing bit-flips 139 at lower HC levels persist in generating bit-flips at higher HC 140 levels, implying their consistency across varying HC levels. 141 Therefore, the more frequently a flipped cell appears at all 142 levels, the more vulnerable it is. In other words, if some cells 143 appear in different HC levels simultaneously, the highlighted 144 color will be darker. Thus, the color bars in Fig. 3 can 145 represent the vulnerability of cells. The four colors from left 146 to right (from bright yellow to dark red) represent the degree 147 of vulnerability from low to high. This model can be exploited 148 for the following reasons. 149

- To empirically analyze significant variability among 150 chips from different manufacturers. Consequently, we 151 aim to investigate whether this discrepancy correlates 152 with the quantity of highly vulnerable cells within the 153 chip. 154
- To investigate variations in the rate at which the number 155 of bit-flips increases with rising HC levels. Therefore, 156 this model facilitates a detailed examination of the 157 differences between cells from manufacturers. 158
- To explore RowHammer attack modes yield outcomes. 159 This model enables us to evaluate the resilience of cells 160 to various attack modes. 161

III. EXPERIMENTS

162

Framework Setup and Testing Infrastructure: We test the 163 DRAM chips with DRAM-Bender [14]. The testing infrastructure in Fig. 4 consists of the Alveo U200 Data Center 165 Accelerator Card [15] as the FPGA that accepts DDR4 modules and runs the test programs by sending DDR4 command 167 traces generated by the host machine. The idea is to take 168 control of memory modules for DDR4 interfaces with straightforward high-level programming to test and run the generated 170 programs on the host machine. Besides, to have a fair comparison among various under-test DRAM chips, the temperature is 172 kept below 30 °C with INKBIRDPLUS 1800-W temperature 173 controller. 174

Minimizing Interference: Before implementing the attack, 175 DRAM refresh [16] and rank-level ECC are disabled to min-176 imize interference with RowHammer bit-flips following [14]. 177 However, proprietary RowHammer protection techniques (e.g., 178 Target Row Refresh [7], [11]) are in place. 179

Chips Tested: To profile DRAM cell vulnerabilities, the 180 experiments are conducted on a range of 128 commercialized 181 DRAM chips from seven different manufacturers (mf.) as 182 listed in Table I with various die densities and die revisions. 183



Fig. 4. Our testing infrastructure for DDR4 modules.

TABLE I UNDER-TEST DRAM CHIPS

Vendor	#Chips	Freq (MHz)	Die rev.	Org.	Date
mf-A (Crucial 16 GB)	16	3200	С	x8	N/A
mf-B (Kingston 16GB)	16	2666	G	x8	2152
mf-C (Micron 16GB)	16	2133	в	x4	2126
mf-D (NEMIX 16GB)	16	2133	в	x4	1733
mf-E (SK Hynix 16GB)	16	2400	Α	x8	1817
mf-F (Patriot Viper 16GB)	16	3600	С	x8	N/A
mf-G (Samsung 16GB)	16	2400	В	x8	2053

¹⁸⁴ Our findings stem from a detailed examination of a single row. ¹⁸⁵ Before selecting this row, we conducted thorough testing for ¹⁸⁶ every chip and observed varying numbers of bit-flips, ranging ¹⁸⁷ from 0 (indicating minimal activations) to 200 (indicating ¹⁸⁸ maximal activations). Following initial tests, we selected one ¹⁸⁹ of the patterns tested for our experiment. To ensure precision ¹⁹⁰ and minimize variability, we repeated each activation count ¹⁹¹ 100 times. This approach mitigates fluctuations in our data.

Analysis of the Results: Fig. 5 represents the comprehensive 192 ¹⁹³ analysis results of the security levels of DRAM cells. In every ¹⁹⁴ plot, there are three curves for different RowHammer attack ¹⁹⁵ models, i.e., DB, SG, and VC. The x-axis denotes HC, and ¹⁹⁶ the y-axis represents the number of cells at which bit-flip ¹⁹⁷ occurred. The typical t_{RAS} values for DDR4 memory modules ¹⁹⁸ can range from approximately 36 to 48 $t_{\rm CK}$ [17], although these ¹⁹⁹ values may vary depending on the module's speed rating (e.g., 200 DDR4-2133, DDR4-2400, DDR4-3200, etc.). For example, the 201 duration of a clock cycle for DDR4-2400 memory can be ²⁰² calculated as $t_{CK} = (1/2400 \text{MT/s})$. In our design, each t_{RAS} 203 comprises three components: ACT, Sleep, and PRE, where 204 Sleep is set to $5t_{CK}$. In order to more accurately emulate real-world scenarios, we set a maximum limit of 1M for the HC. 205 Given that we suspended the DRAM refresh command, it 206 ²⁰⁷ became necessary to manually account for retention time. So ²⁰⁸ in a refresh window (t_{REF}) the maximum number of HC must ²⁰⁹ be less than $(t_{\text{REF}}/t_{\text{RAS}}) = 1.37$ M. Practically, the application 210 cannot be composed entirely of activations, so we limit the ²¹¹ number of activations used for RowHammer to 1M. Here, we ²¹² list our key observations regarding the under-test chips.

²¹³ *Obs.#1:* Compared with DB model, VC model cannot effectively reduce the number of bit-flips.

As discussed, the VC attack model is a way to make the victim row less vulnerable by copying the victim row to one of the aggressor rows. However, based on the empirical findings, vit is evident that only chips from three manufacturers exhibit emprovement following the implementation of the VC. As depicted in Fig. 5(b), (e), and (f), upon reaching the HC limit 200 (1M), the bit-flips induced by VC decreased by approximately 217 25% compared to DB yet remained over four times more than 228 those induced by SG. This observation contradicts our initial 229 hypothesis: within the DB model, replicating the victim row 224 onto one of the aggressor rows does not significantly decrease 225 the frequency of bit-flips. We can draw a new conclusion from 226 this: when the attacker ensures that one bit in the aggressor 227 rows differs from the victim row, they can efficiently flip the one in the victim row. Confirming the prior reports, the DB ²²⁸ attack is more likely to produce a bit-flip than the SG attack. ²²⁹ As shown in Fig. 5(a), (d), and (g), the results of VG and DB ²³⁰ almost overlap, meaning that these cells can produce bit-flip ²³¹ as long as at least one cell in the adjacent row differs from it. ²³²

Obs.#2	· Various	cells	demonstrate	diverse	levels	of	000
resistance to various attack models.						233	

Within the same chip, certain cells are susceptible to 234 RowHammer attacks, whereas others remain unaffected. 235 However, determining the susceptibility of a cell poses a 236 challenge. To address this, we employ a visual approach 237 for classification. We have opted to use a four-level scale, 238 ranging from level 1 to level 4, to denote the extent of cell 239 vulnerability. Lower levels indicate a lower likelihood of bit- 240 flips. Take Fig. 5(b), (e), and (f) as examples, among these 241 chips, we posit that if a cell succumbs to SG, it can be deemed 242 the most vulnerable to attack. Consequently, when HC is 1M, 243 we classify all cells that induce bit-flips as level 4. Next, we 244 consider cells that do not induce bit-flips in SG but exhibit 245 them in VC. We categorize these cells as level 3. If cells with 246 high vulnerability manifest bit-flips in low-threat attacks, they 247 are also likely to experience bit-flips in high-threat attacks. 248 Consequently, when HC is 1M, we derive the level 3 count 249 by subtracting the total number of bit-flips in VC from the 250 total number of bit-flips in SG. Applying the same principle, 251 we classify cells exhibiting behaviors between DB and VC 252 as level 2. Finally, if cells withstand even the DB attack, we 253 classify them as level 1. Excluding the chips from these three 254 manufacturers, as shown in Fig. 5(a), (d), and (g), due to the 255 scarcity of cells between DB and VC, we delete level 2 and 256 keep level 3. 257

Obs.#3: Tailored DRAM protection mechanisms, designed according to specific chip topologies, will be necessary and more efficient.

From our experiments, we discovered significant variations 259 in RowHammer attacks across chips from different man- 260 ufacturers, likely due to distinct manufacturing processes. 261 Consequently, we contend that designing tailored defense 262 mechanisms based on the specific characteristics of individual 263 chips may yield greater effectiveness. For example, consider- 264 ing Fig. 5(c), (d), and (g), which has a significant proportion of 265 level 1 cells, it may opt to employ a defense strategy targeting 266 levels 3, 2, and 1. In Fig. 5(b), (e), and (f), the primary 267 characteristic is the exceedingly low number of cells in level 268 4, coupled with a larger number of cells in levels 3 and 2. As 269 such, implementing a defense mechanism against DB attacks 270 could be appropriate. Finally, in Fig. 5(a), all the levels are 271 average, so the counter-based defense mechanisms can be rec- 272 ommended. While there are multiple approaches to defending 273 against RowHammer attacks, the most straightforward method 274 involves identifying the factors that render cells deferentially 275 vulnerable to attack. Enhancing these influencing factors will 276 represent the most effective defense against RowHammer 277 attacks. 278

Obs.#4: The stability of cells in chips varies among different manufacturers.

Here, we introduced a cell classification method, yet the ²⁸⁰ stability of cells influences our classification to some extent. ²⁸¹ Stability refers to the fluctuation range in the number of cells ²⁸² that induce bit-flips when HC is at a specific value. A broader ²⁸³ range indicates lower stability. For instance, in real-world ²⁸⁴ scenarios, cells may occasionally trigger bit-flips once HC ²⁸⁵ reaches a particular value due to interference from various ²⁸⁶

279

eve leve level 3500 level 175 50 300 150 vc vel 40 125 2500 level 3 300 300 100 2000 Bit-fli Sit-fli Rit-f level 3 75 150 20 50 1000 level 4 10 500 10,00,00,00,00,00,00,00,00,00,00,00, 14 20,00,00,00,00,00,00,00,00,00 50,00,00,00,00,00,00,00,00,00 50,00,00,00,00,00,00,00,00,00,00 (b) (d) (a) HC нс (c) HC нс eve 1200 350 600 level 1 100 3000 500 level level 2 DB 250 80 400 vel 31 ä 2000 60 level 3 300 150 40 200 1000 100 50 level 4 20,00,00,00,00,00,00,00,00,00 50,00,00,00,00,00,00,00,00,00,00,00 50,00,00,00,00,00,00,00,00,00, 12 HC HC HC (e) (f) (g)

Analysis of the security levels of cells on (a) mf-A, (b) mf-B, (c) mf-C, (d) mf-D, (e) mf-E, (f) mf-F, and (g) mf-G. Fig. 5.

TABLE II NUMBER OF REQUIRED ITERATIONS FOR BFA ATTACK [2] TO DEGRADE ACCURACY TO A RANDOM GUESS LEVEL

Vendor	Single-sided attack	Victim-Clone attack	Double-sided attack
mf-A	18	15	15
mf-B	50	17	14
mf-C	20	46	55
mf-D	40	27	27
mf-E	74	34	20
mf-F	49	14	15
mf-G	28	19	19

²⁸⁷ factors. However, in experimental settings, no bit-flips occur. 288 Fig. 5(d) and (g) serves as examples of low stability. We ²⁸⁹ observe that the curves for chips of these two manufacturers ²⁹⁰ exhibit irregular fluctuations, indicating significant variability in the number of bit-flips at certain HC values. In comparison, 291 other chips are relatively stable. 292

DNN Weight Attack: To further analyze the effectiveness of 293 ²⁹⁴ the conducted study in DNN application, we incorporate the 295 three different attack models/levels, i.e., SG, VC, and DB, into ²⁹⁶ the popular BFA attack framework [2], [18] via only targeting cells that will succumb to the corresponding attack levels, and 297 conduct the adjusted BFA attack on a quantized ResNet-20 298 299 trained on CIFAR-10 [19]. Table II displays the number of iterations needed to degrade model accuracy to a random guess 300 level (i.e., 10%) under the three distinct attack strategies across 301 302 all under-test DRAM chips. We observe that the numbers 303 of required iterations vary extraordinarily across different ³⁰⁴ chips. Echoing the observations from Fig. 5(a), (d), and (g), 305 where the curves of VC and DB overlap, the number of ³⁰⁶ required iterations are identical (15, 27, and 19, respectively). 307 Generally, an SG row hammer requires more bit-flips to ³⁰⁸ achieve the attacker's objective on most chips.

309

IV. CONCLUSION

This letter introduces a mechanism for experimental 310 311 DRAM RowHammer vulnerability profiling. This mechanism 312 is proposed to make the analysis of the RowHammer attack ³¹³ model more comprehensive and visible. We explore various 314 RowHammer models to reintroduce a more authentic setting, 315 addressing a previously overlooked aspect in prior research. 316 The revised model provides a more nuanced understanding of 317 performance variations across different manufacturers' chips, 318 highlighting the necessity for a dynamic, rather than static, 319 approach to the RowHammer problem.

References

- [1] S. Hong, P. Frigo, Y. Kaya, C. Giuffrida, and T. Dumitras, "Terminal 321 brain damage: Exposing the graceless degradation in deep neural networks under hardware fault attacks," in *Proc. 28th USENIX Conf.* 322 323 *Secur. Symp.*, 2019, pp. 497–514. A. S. Rakin, Z. He, and D. Fan, "Bit-flip attack: Crushing neural network 324
- [2] 325 with progressive bit search," in Proc. ICCV, 2019, pp. 1211-1220. 326
- J. Woo, G. Saileshwar, and P. J. Nair, "Scalable and secure row-swap: 327 Efficient and safe row hammer mitigation in memory systems," 2022, 328 arXiv:2212.12613 329
- [4] O. Mutlu and J. S. Kim, "Rowhammer: A retrospective," IEEE 330 Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 39, no. 8, 331 pp. 1555-1571, Aug. 2020 332
- E. Lee, I. Kang, S. Lee, G. E. Suh, and J. H. Ahn, "TWiCe: Preventing 333 row-hammering by exploiting time window counters," in Proc. ISCA, 334 2019, pp. 385–396 335
- [6] M. Kaczmarski, Thoughts on Intel Xeon e5-2600 v2 Product Family 336 Performance Optimisation-Component Selection Guidelines, Intel, Santa 337 Clara, CA. USA, 2014. 338
- [7] P. Frigo et al., "TRRespass: Exploiting the many sides of target row refresh," in *Proc. IEEE Symp. Security Privacy (SP)*, 2020, pp. 747–762. 339 340
- Y. Kim et al., "Flipping bits in memory without accessing them: An 341 experimental study of DRAM disturbance errors," ACM SIGARCH 342 Comput. Archit. News, vol. 42, no. 3, pp. 361-372, 2014. 343
- M. Marazzi, P. Jattke, F. Solt, and K. Razavi, "ProTRR: Principled yet [9] 344 optimal in-DRAM target row refresh," in Proc. IEEE Symp. Security 345 Frivacy (SP), 2022, pp. 735-753. 346
- [10] D.-H. Kim, P. J. Nair, and M. K. Qureshi, "Architectural support for 347 mitigating row hammering in DRAM memories," IEEE Comput. Archit. 348 Lett., vol. 14, no. 1, pp. 9-12, Jan.-Jun. 2014. 349
- [11] H. Hassan, Y. C. Tugrul, J. S. Kim, V. Van der Veen, K. Razavi, and 350 O. Mutlu, "Uncovering in-DRAM rowhammer protection mechanisms: 351 A new methodology, custom rowhammer patterns, and implica-tions," in *Proc. MICRO*, 2021, pp. 1198–1213. 352 353
- M. Qureshi, A. Rohan, G. Saileshwar, and P. J. Nair, "Hydra: Enabling [12] 354 low-overhead mitigation of row-hammer at ultra-low thresholds via 355 hybrid tracking," in Proc. ISCA, 2022, pp. 699-710. 356
- [13] R. Zhou, J. Liu, S. Ahmed, N. Kochar, A. S. Rakin, and S. Angizi, 357 "Threshold breaker: Can counter-based RowHammer prevention mech-anisms truly safeguard DRAM?" 2023, arXiv:2311.16460. 358 359
- [14] A. Olgun et al., "DRAM bender: An extensible and versatile FPGA-360 based infrastructure to easily test state-of-the-art DRAM chips," IEEE 361 Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 42, no. 12, 362 pp. 5098-5112, Dec. 2023 363
- [15] (Xilinx inc., San Jose, CA, USA). Xilinx Alveo u200 FPGA Board. 364 2021. [Online]. Available: https://www.xilinx.com/products/boards-and-365 kits/alveo.html 366
- "JESD79-4C: DDR4 SDRAM standard." 2020. [Online]. Available: [16] 367 https://www.xilinx.com/products/boards-and-kits/alveo.html 368
- H. Choi, D. Hong, J. Lee, and S. Yoo, "Reducing DRAM refresh power [17] 369 consumption by runtime profiling of retention time and dual-row acti- 370 vation," *Microprocess. Microsyst.*, vol. 72, Feb. 2020, Art. no. 102942. F. Yao, A. S. Rakin, and D. Fan, "DeepHammer: Depleting the 371
- [18] F. 372 intelligence of deep neural networks through targeted chain of bit 373 in Proc. 29th USENIX Conf. Secur. Symp., 2020, pp. 1463–1480. flips," 374
- [19] A. Krizhevsky, V. Nair, and G. Hinton. "The CIFAR-10 dataset." 2014. 375 [Online]. Available: http://www.cs.toronto.edu/kriz/cifar.html

