# Hiding in Plain Sight: Reframing Hardware Trojan Benchmarking as a Hide&Seek Modification

Amin Sarihi<sup>®</sup>, Ahmad Patooghy<sup>®</sup>, *Senior Member, IEEE*, Peter Jamieson<sup>®</sup>, and Abdel-Hameed A. Badawy<sup>®</sup>, *Senior Member, IEEE* 

Abstract—This letter focuses on advancing security research <sup>2</sup> in the hardware design space by formally defining the realistic 3 problem of hardware Trojan (HT) detection. The goal is to model 4 HT detection more closely to the real world, i.e., describing 5 the problem as "The Seeker's Dilemma" where a detecting 6 agent is unaware of whether circuits are infected by HTs or 7 not. Using this theoretical problem formulation, we create a 8 benchmark that consists of a mixture of HT-free and HT-9 infected restructured circuits while preserving their original 10 functionalities. The restructured circuits are randomly infected 11 by HTs, causing a situation where the defender is uncertain 12 if a circuit is infected or not. We believe that our innovative 13 benchmark and methodology of creating benchmarks will help 14 the community judge the detection quality of different methods 15 by comparing their success rates in circuit classification. We 16 use our developed benchmark to evaluate three state-of-the-art 17 HT detection tools to show baseline results for this approach. 18 We use principal component analysis to assess the strength of <sup>19</sup> our benchmark, where we observe that some restructured HT-20 infected circuits are mapped closely to HT-free circuits, leading significant label misclassification by detectors. 21 to

22 *Index Terms*—Benchmark, hardware Trojan (HT), machine 23 learning (ML), netlist.

#### I. INTRODUCTION

24

ARDWARE Trojans (HTs) are a threat to digital electronics in general and the design and manufacturing of integrated circuits (ICs), in particular [1]. HTs are unwanted modifications in the design or manufacturing of an IC such that the chip's expected behavior is altered. Potential impacts of security breaches through HTs have pushed researchers to look into the methods and algorithms to detect HTs in ICs in the early stages of the design and manufacturing [2], [3], [4], [5], [6]. Despite the novelty, the field still needs a formal definition of the problem that mirrors the real-world problem of HT detection.

<sup>36</sup> In this letter, our goal is to advance the state-of-the-art in HT <sup>37</sup> detection by defining the problem of HT insertion/detection <sup>38</sup> in digital ICs as a game between two players. Our problem

Manuscript received 6 August 2024; accepted 9 August 2024. This work supported in part by the NSF under Grant 2219680 and Grant 2219679. This manuscript was recommended for publication by A. Shrivastava. (Corresponding author: Amin Sarihi.)

Amin Sarihi and Abdel-Hameed A. Badawy are with the Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM 88003 USA (e-mail: sarihi@nmsu.edu).

Ahmad Patooghy is with the Department of Computer Systems Technology, North Carolina Agricultural and Technical State University, Greensboro, NC 27411 USA.

Peter Jamieson is with the Department of Electrical and Computer Engineering, Miami University, Oxford, OH 45056 USA.

Digital Object Identifier 10.1109/LES.2024.3443155

statement is rooted in the Hide&Seek problem on a graph. 39 We call this new formulation "The Seeker's Dilemma" as it 40 more closely resembles the problem of HT detection from 41 the perspective of real-world manufacturers and distributors 42 of ICs. We take The Seeker's Dilemma approach in cre-43 ating realistic HT benchmarks to address the shortcomings 44 of existing HT benchmarks. In current benchmarks, the HT 45 location and size are known a priori to researchers, such 46 as [7], [8], and [9]. This enables the defense side to fine tune 47 their HT detectors to showcase strong HT detection rates. 48 We believe that a standard benchmark should contain several 49 HT-infected and HT-free instances to provide better dataset 50 balance for researchers. Fig. 1 shows the difference between 51 existing benchmark approaches and our proposed method. 52

1

68

78

In this letter, we assume that the attacker relies on the third-53 party electronic design automation (3P-EDA) tools to insert 54 HTs at the synthesis stage [10]. The EDA tool enables the 55 attacker to restructure the circuit's netlist while maintaining 56 the circuit functionality unchanged. It is worth mentioning 57 that functional restructuring used in this study is inherently 58 different from hardware obfuscation in the logic locking 59 context [11]. We utilize ABC [12], an open-source logic 60 optimization tool, leveraging its various representations and 61 optimization techniques to modify the structure of circuits. 62 Our released benchmark will be called Seeker1, and it will 63 be publicly available for researchers to test their tools [13]. 64 Our methodology is described so that we can employ this 65 benchmark creation approach to more realistic circuits, such 66 as microcontrollers and microprocessors. 67

The contributions of this letter are as follows.

- We introduce The Seeker's Dilemma, a formal definition 69 of HT detection similar to finding HTs in real-world 70 scenarios. 71
- We introduce *Seeker1* (a benchmark with potentially <sup>72</sup> hidden HTs), and the methodology we use to create this <sup>73</sup> benchmark to help improve HT detection. <sup>74</sup>
- We use principal component analysis (PCA) to analyze 75 the significance of *Seeker1* from a machine learning 76 (ML) training perspective. 77

#### II. RELATED WORK

HT detection methods can be categorized based on their <sup>79</sup> dependence on a golden model. If security engineers have <sup>80</sup> access to a golden model or its specification, they will look <sup>81</sup> for any deviations in the functionality of the devices from <sup>82</sup> the expected standard behavior when applying test vectors. <sup>83</sup> Previous work, such as [3], [4], [6], and [14] employ analytical <sup>84</sup> and ML-based approaches to generate test vectors that they <sup>85</sup>

1943-0671 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

113

140

166



Fig. 1. Comparison of (a) current HT detection approaches with static HT benchmarks that only contain HT-infected circuits versus (b) our proposed HT detection flow, including restructured benchmarks with and without HTs.

<sup>86</sup> believe would best expose the existence of malicious HTs. <sup>87</sup> When interpreting HT classification results, we encounter four <sup>88</sup> possible outcomes: 1) false positive (FP); 2) false negative <sup>89</sup> (FN); 3) true positive (TP); and 4) true negative (TN). Test-<sup>90</sup> based HT detection would never lead a security engineer to <sup>91</sup> an FP case. In addition to using test vectors, other ML-based <sup>92</sup> approaches have also been used extensively toward HT detec-<sup>93</sup> tion when the golden models are not available [2], [5], [15]. <sup>94</sup> The accuracy of such approaches solely rely on the data <sup>95</sup> on which they were trained (which is the Trusthub [7] <sup>96</sup> benchmark in most cases). These detectors can result in all <sup>97</sup> four classification outcomes.

HT benchmarks have also been the subject of study by 98 various researchers. Trusthub [1], [16] was among the first 99 100 ones where several HT designs are available to study. Despite 101 its valuable contribution to the HT research community, the benchmark lacks the size and variety needed to push the 102 <sup>103</sup> detection field forward [8]. Other researchers have made 104 efforts to address Trusthub's shortcomings by developing auto-<sup>105</sup> mated tools that generate HT benchmarks [8], [9], [14], [17]. While pushing the HT field forward, the newly introduced 106 <sup>107</sup> benchmarks are heavily unbalanced where the number of HT-108 infected data points outnumber the HT-free ones, which leads to training biased ML-based HT detectors. Our work strives to 109 <sup>110</sup> cover the deficiencies of the previous literature by introducing 111 Seeker1. The details of our benchmark will be explained in 112 the remainder of this letter.

## III. SEEKER'S DILEMMA

The *Hide&Seek* problem as related to cybersecurity [18] 114 115 in the HT domain (a situation which we call The Seeker's 116 Dilemma) is that given an IC or netlist, the Seeker (S), does 117 not know whether an HT has been hidden in the netlist <sup>118</sup> in a two-player game, where H is the Hider and S is the <sup>119</sup> Seeker (detector). We define  $k = |\mathcal{H}|$  as the number of  $_{120}$  objects hidden, and in The Seeker's Dilemma, k hidden objects have the condition  $k \ge 0$ . Moreover, the value of 121 is unknown by the Seeker. Adding this condition and the 122 k 123 unknown information transforms the problem into what we define as The Seeker's Dilemma, and from a complexity 124 125 theory perspective, makes the problem significantly harder 126 from a real-world perspective. The Seeker's Dilemma has very different strategical implications such that the *Hider* hides k127 <sup>128</sup> objects (could be nothing if k = 0) and the Seeker (S) searches 129 for hidden objects in L queries or moves, where H tries to  $_{130}$  maximize L and, conversely, S, tries to minimize L.

The major challenge with existing HT benchmarks is that these circuits are known-knowns in terms of the existence of HTs, i.e., almost in all cases, k = 1. This means that both the inserting and detecting sides know the situation, which we believe oversimplifies the problem. Despite being very helpful 135 to the community, Trusthub benchmarks [7] fall into this class. 136 To address this gap, we have created The Seeker's Dilemma 137 HT benchmark (we call it *Seeker1*) featuring  $k \ge 0$ . The 138 *Seeker1* benchmark suite will be publicly available. 139

#### A. Benchmark Generation

We have selected the original circuits for *Seeker1* from <sup>141</sup> ISCAS-85's [19] combinational designs that have been used <sup>142</sup> throughout CAD research community [4], [5], [8], [9]. This <sup>143</sup> benchmark has been widely used to evaluate the effectiveness <sup>144</sup> of logic synthesis tools, technology mapping algorithms, test <sup>145</sup> generation algorithms, timing analysis, various optimization <sup>146</sup> techniques for digital circuits, and HT detection. So, we <sup>147</sup> believe that ISCAS-85 is the first candidate to generate <sup>148</sup> *Seeker1*.

The AND-inverter graph (AIG) format is used to facilitate 150 the functional restructuring of our target circuits. AIG repre- 151 sents circuits with two-input AND gates and NOT gates [20], 152 derived using DeMorgan's rule. AIGs, though noncanonical, 153 are used in algorithms to optimize area, delay, and formal 154 equivalence checking [21]. An example is shown in Fig. 2. We 155 use ABC [12] and employ 18 functional restructuring methods 156 to alter ISCAS-85 circuits, hiding HTs and complicating 157 detection. Our benchmark includes 8 ISCAS-85 circuits (c880, 158 c1355, c1908, c2670, c3540, c5315, c6288, and c7552) with 159 variably added HTs, details of which are withheld to prevent 160 reverse-engineering. We use the HT circuits generated by 161 an RL framework explained in [14] and [17]. We pick 100 162 inserted HTs from each circuit and create 18 versions of each. 163 We also use ABC to functionally restructure HT-free circuits 164 to add further complexity to Seeker1. 165

#### IV. ANALYSIS OF OUR BENCHMARK

To analyze our first Seeker's Dilemma benchmark, Seeker1, 167 we test the benchmark against the existing HT detection 168 tools. We use three different HT detection strategies/tools 169 to measure the quality of inserted HTs: 1) the test vectors 170 from RL HT DETECT developed in [6] and [14]; 2) the test 171 vectors from DETERRENT proposed in [4]; and 3) the open- 172 source HW2VEC [5]. RL\_HT\_DETECT and DETERRENT 173 are test-based HT detectors requiring a golden model, which 174 is resilient against functional restructuring techniques as these 175 do not alter circuit functionality. HW2VEC, a GNN-based HT 176 detector, extracts behavioral features from hardware designs 177 to train a binary classifier on a dataset with 200 features, with 178 its performance depending on the dataset quality and quantity. 179 Next, we train a binary classifier with the following training 180 data. 181



Fig. 2. Two representations of a circuit with the same truth table. Representation #1 is aimed at improving the area in terms of comparatively fewer nodes, while representation #2 enhances delay with fewer logic levels. (a) AIG representation #1. (b) AIG representation #2.



Fig. 3. PCA analysis of hidden HTs versus clean functionally transformed ISCAS-85 circuits.

1) The  $TJ\_RTL$  dataset used in [5] for training HW2VEC. This dataset contains communication protocols and encryption algorithms from Trusthub. The dataset contains 26 HT-infected and 11 HT-free instances. The remainder of this letter refers to the HT detection reports under this scenario as  $S_1$ .

2) We add two versions of ISCAS-85 HT-free benchmarks [8], [19] to  $TJ_RTL$  to make the dataset labels more balanced. This action adds 16 more HT-free instances to the previous set. We refer to the HT detection reports under this scenario as  $S_2$  hereafter.

193 Fig. 3 shows the outcome of the PCA analysis [22] for the 194 functionally restructured versions of both infected (ending 195 with \_HT#18 suffix) and clean (ending with \_obf suffix) <sup>196</sup> ISCAS-85 circuits with restructuring technique number 18. We transform each circuit with HW2VEC and extract 200 197 attributes for each one. PCA is used to reduce dimensionality 198 <sup>199</sup> to a handful of principal components that collectively explain 200 a significant portion of the total variance. As can be seen, the 201 HT-free instances (marked as -) are distributed among the HT- $_{202}$  infected circuits (marked as +) when we plot PC1 against PC2. 203 It is hard to find a boundary upon which these two classes can <sup>204</sup> be separated. To further study this, we train HW2VEC with  $_{205}$  S<sub>1</sub> and S<sub>2</sub>, and investigate the classification accuracy of HT-206 free data points. Among the ISCAS-85 benchmark circuits, 207 the restructured HT-free instances of c5315, c6288, and c7552 <sup>208</sup> have the highest FP rates of 80%, 40%, and 45% on average, <sup>209</sup> while the respective figures for the remaining circuits are under 210 20%. This experiment emphasizes the need for a diversified 211 dataset for training HT detectors.

Fig. 4 shows the heatmap of HT detection accuracy percentages (*TPs*) for the functionally restructured HT-infected <sup>213</sup> circuits using HW2VEC trained with both  $S_1$  and  $S_2$ . Each <sup>214</sup> circuit-functional-restructuring method pair contains 100 HTinfected circuits generated by the RL-inserter and functionally <sup>216</sup> equivalent transformations using ABC. The detection accuracy <sup>217</sup> in Fig. 4(a) ranges between 0% and 80% for  $S_1$  while the same <sup>218</sup> figure ranges between 0% and 20% in Fig. 4(b) for  $S_2$ . In both <sup>219</sup> detection scenarios, the circuits are divided into two groups: <sup>220</sup> 1) {c880, c1355, c2670, c3540} and 2) {c1908, c5315, c6288, <sup>221</sup> c7552}.

While HW2VEC detects up to 80% of HTs in the second 223 group under S1, it significantly underperforms with the first 224 group. The situation worsens under S2, where the detector fails 225 to classify HT-infected circuits in group "1" while the figures 226 are only slightly better for group "2". The underlying reason 227 can be sought with the mixture of labels in each  $S_1$  and  $S_2$  228 and the unseen hidden data. The extra HT-free labels in  $S_2$  229 bias the detector to classify more instances as HT-free. 230

We also compare Seeker1 with two existing benchmarks 231 introduced in [8] and [9]. Both benchmarks only contain 232 HT-infected circuits and HTs are inserted using low signal 233 switching nets. For [8], we train HW2VEC under  $S_1$  and we 234 report the detection accuracies for four reported ISCAS-85 235 benchmarks, c2670, c3540, c5315, and c6288. The detection 236 figures are 100%, 0%, 70%, and 0%, respectively. In [9], 237 there are two ISCAS-85 benchmarks: 1) c6288 and 2) c7552. 238 The detection rates are 10% and 90%, respectively. Compared 239 with Fig. 4(a), Seeker1 evades detection more consistently 240 throughout the entire benchmark. It is important to note that 241 the insertion criteria of [14] and [17] are inherently different 242 from that of [8] and [9]. In the future, we plan to investigate 243 the impact of various HT insertion and functional restructuring 244 strategies on HT detectors. 245

Fig. 5 shows the detection percentage for RL\_HT\_DETECT 246 (Combined), DETERRENT, and HW2VEC for the original 247 HT-infected circuits (ending with RL suffix) and their ABC- 248 functionally equivalent transformed versions (ending with 249 ABC suffix). The x axis shows the benchmark circuits  $_{250}$ and the y axis shows the HT detection accuracy (TPs) as 251 a percentage. To fairly compare against DETERRENT, we 252 only mention the four ISCAS-85 benchmarks studied in the 253 DETERRENT paper. As can be seen, the detection accuracy 254 of RL HT DETECT is higher than DETERRENT in all four 255 circuits; however, the difference is more substantial in  $c2670_{256}$ and c5315. The reason can be sought into multicriteria [6] 257 versus single criterion [4] HT detection. As for HW2VEC's 258 detection rate under  $S_1$  and  $S_2$  for the baseline RL benchmarks 259 is nearly 100%. The situation differs for the functionally 260 equivalent transformed HTs, with lower HT detection rates. 261



Fig. 4. Detection accuracy of 18 functionally equivalent transformation methods trained with (a)  $S_1$  and (b)  $S_2$  for ISCAS-85.



Fig. 5. Detection rate (TPs) of DETERRENT [4], RL\_HT\_DETECT [14], and HW2VEC [5] for hidden HT-infected ISCAS-85 circuits.

# V. CONCLUSION

This letter defines HT detection as a *Hide&Seek* game termed The Seeker's Dilemma, highlighting the challenge of detecting infected circuits without prior knowledge. Using this paradigm, a new benchmarking strategy is proposed for evaluating HT detection methods more accurately. The innovative problem statement and strategy aim to foster new deg ideas and improve quality assessments in HT detection. A combinational benchmark was created and released to guide thur work in HT detection and insertion. Existing HT detection methods were tested on this benchmark, marking the first such evaluation. Future plans include training a more robust HT detector against data variations.

#### 275

262

# REFERENCES

- [1] B. Shakya, T. He, H. Salmani, D. Forte, S. Bhunia, and M. Tehranipoor,
   "Benchmarking of hardware Trojans and maliciously affected circuits," *J. Hardw. Syst. Security*, vol. 1, no. 1, pp. 85–102, 2017.
- [2] K. Hasegawa, M. Yanagisawa, and N. Togawa, "Trojan-feature extraction at gate-level netlists and its application to hardware-trojan detection using random forest classifier," in *Proc. IEEE Int. Symp. Circuits Syst.* (*ISCAS*), 2017, pp. 1–4.
- [3] Z. Pan and P. Mishra, "Automated test generation for hardware trojan
   detection using reinforcement learning," in *Proc. 26th Asia South Pacific Design Autom. Conf.*, 2021, pp. 408–413.
- [4] V. Gohil, S. Patnaik, H. Guo, D. Kalathil, and J. Rajendran,
   "DETERRENT: Detecting trojans using reinforcement learning," in
   *Proc. 59th ACM/IEEE Design Autom. Conf.*, 2022, pp. 697–702.
- [5] S.-Y. Yu, R. Yasaei, Q. Zhou, T. Nguyen, and M. A. Al Faruque,
  "HW2VEC: A graph learning tool for automating hardware security," in *Proc. IEEE Int. Symp. Hardw. Oriented Security Trust (HOST)*,
  2021, pp. 13–23.

- [6] A. Sarihi, P. Jamieson, A. Patooghy, and A.-H. A. Badawy, 293
   "Multi-criteria hardware Trojan detection: A reinforcement learning 294
   approach," in *Proc. IEEE 66th Int. Midwest Symp. Circuits Syst.* 295
   (MWSCAS), 2023, pp. 1093–1097. 296
- [7] "Trust-hub." Accessed: Nov. 8, 2023. [Online]. Available: https://trusthub.org/ 298
- [8] J. Cruz, Y. Huang, P. Mishra, and S. Bhunia, "An automated configurable 299 trojan insertion framework for dynamic trust benchmarks," in *Proc.* 300 *Design, Autom. Test Eur. Conf. Exhibit.* (DATE), 2018, pp. 1598–1603. 301
- [9] V. Gohil, H. Guo, S. Patnaik, and J. Rajendran, "ATTRITION: Attacking 302 static hardware trojan detection techniques using reinforcement learning," in *Proc. ACM SIGSAC Conf. Comput. Commun. Security*, 2022, 304 pp. 1275–1289.
- M. Xue, C. Gu, W. Liu, S. Yu, and M. O'Neill, "Ten years of hardware 306 Trojans: A survey from the attacker's perspective," *IET Comput. Digit.* 307 *Techn.*, vol. 14, no. 6, pp. 231–246, 2020.
- T. Hoque, R. S. Chakraborty, and S. Bhunia, "Hardware obfuscation and 309 logic locking: A tutorial introduction," *IEEE Design Test*, vol. 37, no. 3, 310 pp. 59–77, Jun. 2020.
- [12] R. Brayton and A. Mishchenko, "ABC: An academic industrial-strength 312 verification tool," in *Proc. 22nd Int. Conf., Comput. Aided Verif.*, 2010, 313 pp. 24–40.
- [13] "Seeker's dilemma hardware trojan-benchmarks: Functionally 315 restructured hardware trojan benchmarks." Accessed: Feb. 27, 2024. 316
   [Online]. Available: https://github.com/NMSU-PEARL/Seeker-s-Dilemma-Hardware-Trojan-Benchmarks 318
- [14] A. Sarihi, A. Patooghy, P. Jamieson, and A.-H. A. Badawy, "Trojan 319 playground: A reinforcement learning framework for hardware trojan 320 insertion and detection," *J. Supercomput.*, vol. 80, pp. 14295–14329, 321 Jul. 2024. 322
- [15] H. Salmani, "COTD: Reference-free hardware trojan detection and 323 recovery based on controllability and observability in gate-level 324 netlist," *IEEE Trans. Inf. Forensics Security*, vol. 12, pp. 338–350, 2016. 325
- [16] H. Salmani, M. Tehranipoor, and R. Karri, "On design vulnerability 326 analysis and trust benchmarks development," in *Proc. IEEE 31st Int.* 327 *Conf. Comput. Design (ICCD)*, 2013, pp. 471–474. 328
- [17] A. Sarihi, A. Patooghy, P. Jamieson, and A.-H. A. Badawy, "Hardware 329 Trojan insertion using reinforcement learning," in *Proc. Great Lakes* 330 *Symp. VLSI*, 2022, pp. 139–142.
   331
- [18] M. Chapman, G. Tyson, P. McBurney, M. Luck, and S. Parsons, "Playing 332 hide-and-seek: An abstract game for cyber security," in *Proc. 1st Int.* 333 Workshop Agents CyberSecurity, 2014, pp. 1–8.
- M. C. Hansen, H. Yalcin, and J. P. Hayes, "Unveiling the ISCAS-85 335 benchmarks: A case study in reverse engineering," *IEEE Design Test* 336 *Comput.*, vol. 16, no. 3, pp. 72–80, Jul.–Sep. 1999.
- [20] A. Mishchenko and R. Brayton, "Integrating an AIG package, simulator, 338 and SAT solver," in *Proc. Int. Workshop Logic Synth. (IWLS)*, 2018, 339 pp. 11–16. 340
- [21] A. B. Chowdhury, B. Tan, R. Karri, and S. Garg, "OpenABC-D: A largescale dataset for machine learning guided integrated circuit synthesis," 342 2021, arXiv:2110.11292.
- [22] R. Bro and A. K. Smilde, "Principal component analysis," Anal. 344 Methods, vol. 6, no. 9, pp. 2812–2831, 2014. 345