AxOSpike: Spiking Neural Networks-Driven Approximate Operator Design

Salim Ullah[®], Siva Satyendra Sahoo[®], and Akash Kumar[®], Senior Member, IEEE

Abstract—Approximate computing (AxC) is being widely ² researched as a viable approach to deploying compute-intensive 3 artificial intelligence (AI) applications on resource-constrained 4 embedded systems. In general, AxC aims to provide dispropor-5 tionate gains in system-level power-performance-area (PPA) by 6 leveraging the implicit error tolerance of an application. One of 7 the more widely used methods in AxC involves circuit pruning 8 of arithmetic operators used to process AI workloads. However, 9 most related works adopt an application-agnostic approach to 10 operator modeling for the design space exploration (DSE) of 11 Approximate Operators (AxOs). To this end, we propose an 12 application-driven approach to designing AxOs. Specifically, we 13 use spiking neural network (SNN)-based inference to present an 14 application-driven operator model resulting in AxOs with better-15 PPA-accuracy tradeoffs compared to traditional circuit pruning. 16 Additionally, we present a novel FPGA-specific operator model 17 to improve the quality of AxOs that can be obtained using 18 circuit pruning. With the proposed methods, we report designs ¹⁹ with up to 26.5% lower PDPxLUTs with similar application-level 20 accuracy. Further, we report a considerably better set of design 21 points than related works with up to 51% better-Pareto front 22 hypervolume.

Index Terms—Accelerator architecture, AxC, arithmetic circuit
 design, computer arithmetic, FPGAs, operator modeling, SNNs.

25

I. INTRODUCTION

THE LAST few years have seen rapid strides in bringing artificial intelligence (AI)-based processing into our dayto-day lives. While the more complex processing, such as analytics and large generative AI, are still limited to cloudbased computing, edge AI is becoming increasingly complex owing to applications, such as extended reality (XR) and large language model (LLM) inference. As a result, there is an increased effort across the computation stack—from algorithms to electronic devices—toward enabling complex AI on resourceconstrained edge devices. At the algorithm level, spiking neural network (SNN) provides a cheaper alternative to traditional ar artificial neural networks (ANNs) [1]. In addition to being more

Manuscript received 2 August 2024; accepted 3 August 2024. This work was supported by the Deutsche Forschungsgemeinschaft (DFG) under the X-ReAp Project under Project 380524764. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Siva Satyendra Sahoo.*)

Salim Ullah and Akash Kumar are with the Chair of Embedded Systems, Ruhr University Bochum, 44801 Bochum, Germany (e-mail: Salim.Ullah@ruhr-uni-bochum.de; Akash.Kumar@ruhr-uni-bochum.de).

Siva Satyendra Sahoo is with the Interuniversity Microelectronics Centre, Leuven, 3001 Leuven, Belgium (e-mail: Siva.Satyendra.Sahoo@imec.be). Digital Object Identifier 10.1109/TCAD.2024.3443000



Fig. 1. Characterization results for the hardware implementation of a single neuron and the constituent accumulator on an FPGA for different bit-width accumulators. (a) Resource usage in terms of LUTs, FFs, and CC utilization. (b) Power dissipation of accumulator components (total, clock, logic, and signal) compared to the neuron's components' power dissipation.

biomimetic, SNNs provide a more energy-efficient alternative. 38 The improved energy efficiency usually emanates from avoiding 39 complex multiply-accumulate (MAC) operations. Further, the 40 spike train-based representation of the intermediate features 41 reduces the cost of data movement. However, to enable true 42 event-driven processing of SNNs, the hardware implementation 43 must enable the parallel processing of a large number of neurons. 44 Correspondingly, SNN-based processing can benefit from low-45 cost implementations of each neuron. 46

The primary arithmetic operations in the neuron of an SNN 47 usually include the accumulation of the membrane potential 48 and the comparison of the membrane potential with a threshold 49 value. In digital hardware, the accumulation involves adding 50 the weight value to the current potential, depending upon 51 the presence/absence of a spike. Fig. 1 shows the cost of 52 implementing a single neuron on a field programmable gate 53 array (FPGA) and the corresponding cost of the accumulator. 54 The results correspond to the characterization of the neuron 55 on an AMD Xilinx Zynq UltraScale+TM MPSoC (ZU3EG 56 A484). The bar-plot groups in the figure correspond to dif-57 ferent bit-widths of the accumulator while using signed 4-bit 58 integer weights. Fig. 1(a) shows the resource utilization in 59 terms of flip-flops (FFs), lookup tables (LUTs) and carry-60 chains $(CCs)^1$. The constituent accumulator uses between 61 44% to 78% of LUTs and between 35% to 60% of the 62 FFs used in the neuron. In Fig. 1(b), the bar plots show the 63 percentage of the power dissipation for each component— 64 logic, signal, and clock in the accumulator-compared to the 65

¹Percentage utilization of all CCs in the FPGA.

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. Fig. 2. Exhaustive designs for approximate signed 7-bit adders with overflow using operator model and automated pruning proposed in [9]. *LUT utilization* refers to the number of LUTs used for implementing the approximate operator. (a) Operator-level design space. (b) Application-level design space.

⁶⁶ power dissipation of the same component in the neuron. The
⁶⁷ line plot shows the percentage of total power consumption in
⁶⁸ the accumulator compared to the neuron. Here, too we observe
⁶⁹ a considerable fraction of the cost in the accumulator. While
⁷⁰ Fig. 1 demonstrates the effect of precision scaling on the
⁷¹ implementation of the neuron, additional circuit-level methods
⁷² can be explored for low-cost computer arithmetic.

Approximate Computing (AxC) forms one of the more 73 74 novel approaches to implementing resource-efficient comput-⁷⁵ ing [2]. In general, AxC aims to provide disproportionate gains power-performance-area (PPA) by leveraging the implicit 76 in 77 error tolerance of an application. While the general principle 78 of AxC can be implemented at different abstractions, approx-79 imate circuits for arithmetic operations are widely researched a viable approach for AI workload processing [3], [4]. 80 as 81 This can be attributed to the homogeneity of arithmetic 82 units (primarily MACs) being used across a wide spectrum 83 of AI algorithms and the inherent error-tolerant nature of 84 AI applications. In AxC, circuit pruning to generate novel 85 Approximate Operators (AxOs) for computer arithmetic forms primary method for implementing low-cost hardware [5], 86 a 87 [6], [7], [8], [9]. Novel approaches to circuit pruning—both 88 application-specific and otherwise—have been proposed for ⁸⁹ application-specific integrated circuits (ASICs) and FPGAs. While ASIC-based designs can provide a higher degree 90 91 of circuit optimizations, FPGAs's capability to dynamically ⁹² deploy designs with varying PPA-error tradeoffs makes them ⁹³ an attractive option for AxC.

Related works in FPGA-based AxO design include meth-95 ods ranging from synthesizing ASIC-optimized AxOs for 96 FPGA-based implementations [10], manual pruning in FPGA-97 optimized accurate operator implementations [8], to automated 98 pruning of accurate operators to generate a library of AxOs [9]. 99 However, all these methods adopt fairly generic operator 100 models and circuit pruning methods. For instance, Fig. 2 101 shows the design space for a signed 7-bit adder with the 102 AxOs generated through the operator model proposed in 103 AppAxO [9]. This operator model includes removing a subset 104 of LUTs from the accurate operator implementation to realize 105 AxOs. Consequently, the resulting design space comprises 127 106 $(2^7 - 1)$ AxOs with LUT utilization ranging from 1 to 7. It 107 is worth noting that the accurate 7-bit adder implementation in Fig. 2 processes two 7-bit operands and produces a 7- 108 bit result, which results in arithmetic overflows for some 109 input combinations. This implementation is referred to as 110 *OvErr_BASE* adder. 111

Fig. 2(a) displays the LUT-error tradeoffs of the complete 112 design space. For this purpose, the outputs of the *OvErr_BASE* 113 approximate adders are compared with an overflow-safe adder 114 that processes 7-bit operands to produce an 8-bit output. The 115 error metric used in the plot, AVG_ABS_REL_ERR, estimates 116 the mean statistics for the error in the sum produced by the 117 operator, compared to the accurate value, for all possible input 118 combinations. AppAxO's approximation methodology does 119 not include any adaptations in the accurate implementation of 120 an operator that accounts for the accuracy degradation during 121 the subsequent circuit pruning. Further, similar to most related 122 works, AppAxO adopts a bottom-up approach to AxO design 123 for an application and can lead to limited benefits for an 124 application. 125

The bottom-up approach usually involves taking a generic ¹²⁶ operator model and implementing circuit pruning with the ¹²⁷ model. For instance, Fig. 2(b) shows the AxOs in Fig. 2(a) ¹²⁸ used as the accumulator in the neurons in an SNN for MNIST ¹²⁹ digit classification [11]. The Pareto-front w.r.t. the AxOs' LUT ¹³⁰ utilization and the application's classification error follows ¹³¹ a similar pattern to that in Fig. 2(a), with five dominant ¹³² application-specific optimizations, there is limited scope to ¹³⁴ obtain any application-specific benefits during the design space ¹³⁵ exploration (DSE) for AxOs using such generic approaches. ¹³⁶ To this end, we present an application-driven approach to ¹³⁷ designing AxOs. ¹³⁸

Our novel contributions include the following.

 We present an SNN-driven approximation methodology 140 for designing AxOs. Specifically, we propose a novel 141 approximate operator model that integrates SNN-specific 142 adaptations to obtain improved PPA-error tradeoffs with 143 circuit pruning. With the proposed adaptation, we report 144 designs with up to 26.5% lower PDPxLUTs, while 145 maintaining the same application-level accuracy. 146

139

- We present FPGA-specific pruning-aware optimizations 147 to the operator model. Specifically, we propose novel 148 adaptations to the accurate implementation of signed 149 adders that allow for recovering some of the errors 150 introduced during circuit pruning. With the proposed 151 method, we report up to 102.1% better-Pareto front 152 hypervolume than related state-of-the-art methods. 153
- We present an improved circuit pruning method for 154 FPGA-based AxOs. Specifically, we propose a technique 155 that integrates additional Degrees-of-Freedom (DoFs) 156 during circuit pruning, compared to state-of-the-art 157 methods. With this approach, we report a considerably 158 better set of design points than related works with up to 159 51% higher-Pareto front hypervolume. 160

The remainder of this article is organized as follows. We 161 present a brief background and survey of the related works 162 in Section II. Section III presents the application and neuron 163 model of the SNN used for evaluating the proposed methods. 164 We present the novel operator models and approximate designs 165



¹⁶⁶ in Section IV. The experimental evaluation of the proposed
¹⁶⁷ contributions is discussed in detail in Section V. Section VI
¹⁶⁸ concludes this article with a summary of the presented work
¹⁶⁹ and a discussion of the scope for related future work.

170 II. BACKGROUND AND RELATED WORKS

171 A. Designing Approximate Arithmetic Operators

Recently AxC techniques covering multiple layers of the 172 173 computation stack, including AxOs have been proposed 174 [12]. Similarly, various works have proposed novel tech-175 niques for designing AxOs that utilize the LUT- and 176 CC-based structures in an FPGA more efficiently. For instance, 177 Ullah et al. [13], [14], [15] have presented methodologies for 178 building higher-order AxOs from optimized lower-order AxOs $_{179}$ (4×4 multipliers). Similarly, Ullah et al. [8] have presented 180 approximate signed multipliers based on the radix-4 booth ¹⁸¹ algorithm [16]. They limited the approximation to the partial 182 product generation and used manual removal of LUTs, along 183 with truncating input bits to present a few AxO designs. The 184 LUT selection is based on the ranking of LUTs contributing 185 to the critical path delay (CPD) and power dissipation. The 186 CPD usually refers to the maximum delay from any FF 187 output to any FF input. For combinational arithmetic units, 188 it translates to the maximum delay between any of the 189 inputs and any of the outputs. Ullah et al. [9], [17] have ¹⁹⁰ provided an automated approach to this pruning methodology 191 for synthesizing both application-specific and application-192 agnostic AxOs. In another approach, the works presented ¹⁹³ in [10] and [18] perform FPGA-specific DSE on a set of ASIC ¹⁹⁴ optimized AxOs generated using EvoApprox [5]. While this ¹⁹⁵ approach reduces the design space considerably, it limits the ¹⁹⁶ scope of FPGA-specific optimizations that can be explored 197 using circuit pruning

¹⁹⁸ Broadly, the design methodologies for FPGA-based AxOs ¹⁹⁹ can be categorized into the following approaches.

- Application Specificity: While some works integrate the application's behavior during the DSE [5], [9] for AxOs, other works design AxOs considering operator-level error metrics only [8], [17].
- 2) Synthesis and Selection: Selection refers to choosing the appropriate AxOs to be implemented in the FPGA-based accelerator. The selection could be from a set of ASIC optimized AxOs or from FPGA-specific designs [8], [10], [18]. However, the synthesis approach entails integrating the FPGA- and/or application-specific characteristics to design novel AxOs [9], [15], [17].

Manual and Automated DSE: While some of the 3) 211 related works employ manual optimizations to circuit 212 pruning [8], other works employ automated search 213 methods, including state-of-the-art machine learning 214 algorithms [5], [9], [10]. The difference in both these 215 approaches usually results in a varying number of 216 AxO designs and the corresponding range of PPA-error 217 tradeoffs. 218

219 B. Edge AI and SNN

Edge computing forms an essential component of any mod-221 ern computing ecosystem. To this end, various methods for enabling edge AI on resource-constrained embedded systems 222 are being actively researched. Network pruning, the removal 223 of individual noncritical parameters and filters from a trained 224 ANN, constitutes one such approach [19], [20], [21]. Further, 225 precision scaling of the weights and/or features is widely 226 used to reduce the computation and data movement costs of 227 ANN-inference [22], [23]. However, such generic approaches, 228 including weights clustering, sparse computing [24], etc., do 229 not alter the need for large amounts of data movement and 230 MAC operation considerably. In contrast, SNNs employ an 231 event-driven processing and holds the potential for reducing 232 energy consumption by orders of magnitude. The reduction 233 in computing costs is primarily derived from eliminating 234 multiplication operations between weights and features and 235 by computing only when a spike occurs. Similarly, the rep- 236 resentation of the features by a spike train enables reducing 237 the data movement requirements in terms of memory and 238 communication. Further, generic methods, such as network 239 pruning and precision scaling, can also be applied to SNN- 240 based computing. 241

Hardware acceleration forms one of the major factors that 242 has enabled extracting useful results from AI computing. 243 Similar to ANNs, SNNs can also benefit from hardware 244 acceleration. However, their asynchronous event-driven nature 245 of computing can benefit the most from spatial accelerators 246 rather than GPUs or other thread parallel accelerators. To this 247 end, various ASIC- and FPGA-based accelerators have been 248 proposed for SNNs. FPGA-based implementations of SNN 249 accelerators include SyncNN [25], Gyro [26] and RANC [27]. 250 A more detailed survey of FPGA implementations of SNNs 251 can be found in [28]. One of the common themes across the 252 SNN accelerators is toward enabling the mapping of a high 253 number of parallel neurons. Precision scaling and approximate 254 operators can enable reduced resource consumption of each 255 neuron, thereby allowing a larger number of neurons to 256 work in parallel within the same resource constraints. There 257 has been very little work related to using approximation in 258 SNNs, specifically related to hardware design. Sen et al. [29] 259 have proposed an algorithm-level approximation approach for 260 SNNs. Specifically, the proposed method involves determining 261 spike-triggered neuron updates that can be skipped with little 262 or no impact on output quality. Consequently, the energy con- 263 sumption owing to the computing and memory access for each 264 of those unnecessary updates can be saved. Our current work 265 focuses more on the design of low-cost hardware arithmetic 266 for the accumulator in the neuron and is complementary to 267 algorithm-level approximations, such as network pruning and 268 AxSNN [29]. 269

C. Summary

For our current work, we focus on the design of AxOs ²⁷¹ driven by an SNN application. We do not propose any novel ²⁷² SNN architectures, instead focusing on how existing architectures can benefit from AxC and precision scaling. In this ²⁷⁴ context, Table I summarizes the different aspects of designing ²⁷⁵ approximate arithmetic operators across related works. ²⁷⁶

270

Application-Specific Operator Model: While some of the 277 related works perform application-specific DSE, the starting 278

| Related Work | [5] | [10] | [9] | [8] | [17] | AxOSpike |
|----------------------------------|-----|------|-----|-----|------|----------|
| App-driven Operator Model | X | × | X | x | × | 1 |
| Pruning-aware Operator Model | X | × | x | X | × | 1 |
| FPGA-specific Circuit Pruning | X | × | 1 | 1 | 1 | 1 |
| Automated AxO Search | 1 | 1 | 1 | x | 1 | 1 |

TABLE I Comparing Related Works

²⁷⁹ point of the operator model does not include any application-²⁸⁰ specific information. This bottom-up approach does not ²⁸¹ leverage application-specific behavior and relies on the search ²⁸² algorithm to integrate the application's error tolerance while ²⁸³ synthesizing/selecting novel AxOs.

Pruning-Aware Operator Model: Similarly most related
 works use generic implementations of the accurate operator as
 the operator model and do not implement any pruning-aware
 modifications in the model.

FPGA-Specific Pruning With Automated Search: While a lot of works use FPGA-specific pruning in their automated search methods, they do not fully exploit different DoFs available for pruning and the consequent rewiring during the synthesis of novel AxOs.

To this end, we posit that the design of AxOs can benefit from more complex operator models that integrate information from both the application and the underlying hardware structures of the platform architecture.

297

III. SNN MODEL

298 A. MNIST Digit Recognition

For our current work, we use the classification problem for 299 300 MNIST digit recognition [11] using fully connected layers only as the network model. Fig. 3 shows the network structure 301 that includes a single hidden layer along with the input and 302 303 output layers. While the training is usually performed at ³⁰⁴ a higher precision (IEEE FP32), the trained model is then 305 quantized to varying integer precisions, to enable low-cost ³⁰⁶ arithmetic. Although, the network can be trained specifically 307 for an SNN implementation, we have limited the current 308 work to using the trained weights of the ANN, similar to the ³⁰⁹ approach used in SyncNN [25]. Next, we compare and contrast 310 the different aspects of the network for ANN- and SNN-based 311 processing.

1) Input Encoding: In ANNs, the pixel values of the input image are encoded into precision-specific integer values and passed onto the next layer. However, SNNs are tailored to exploit time-varying data, and hence, each pixel value needs to be encoded into a spike train, a sequence of 0s and 1s. Depending upon the type of encoding—rate, latency, or delta—each pixel (feature) is converted into a spike train of a fixed length. We have used rate encoding, which uses the input features to determine the spiking frequency. Fig. 3 shows the hypothetical spike trains across ten timesteps for some input features.



Fig. 3. MNIST digit recognition: ANN versus SNN.

2) Neuron Processing: In ANNs, the incoming features ³²² (integer values) to a neuron are multiplied by their corre-³²³ sponding weight values, accumulated across all inputs, and are passed to an activation function like ReLU to determine the features for the next layer. However, in SNNs, the neuron takes the sum of weighted inputs across all input edges, weighted by the input spike value. These values are integrated over time (membrane voltage) and once a constant threshold value is reached, a spike is generated from the neuron, and the membrane voltage is reset. As a result, the output from a neuron is also a spike train, unlike the integer-valued outputs from an ANN's neuron.

3) Output Classification: In the case of ANNs implementing output classification, a Softmax layer is used to determine the image class. However, in the SNN, we can use the count of spikes on the output layer's nodes to determine the appropriate class of the image. As shown in Fig. 3, a well-trained network would exhibit a clear difference in the number of spikes seen at each node after the 10 timesteps. 340

341

B. Neuron Model

The Hodgkin-Huxley Neuron model [30] is widely con- 342 sidered the closest to how biological neurons behave. SNN 343 implementations use a wide spectrum of neuron models. 344 The leaky integrate-and-fire (LIF) neuron is the most widely 345 used model in SNN implementations [31], [32]. However, the 346 LIF model also has complex implementation due to many 347 internal states owing to the refractory period and decay of 348 the membrane voltage. As a result, more digital-friendly low- 349 cost implementations have been proposed [33]. For our current 350 work, we have used the basic integrate and fire (IF) model. 351 It does not encode any decay and refractory period-related 352 information and the internal state is only defined by the current 353 membrane voltage. If the voltage (accumulated value) exceeds 354 the threshold value, a spike is generated and the accumulator 355 value is reset. Although simple, the model allows us to focus 356 on the variations in the accumulator operator implementation. 357 However, the accumulator-related AxO exploration can be 358 easily expanded to other neuron models. 359

IV. APPROXIMATE OPERATOR DESIGN 360

The accumulator in the SNN neuron accumulates $W - {}_{361}$ bit weights to produce an N - bit output. We denote such ${}_{362}$

TABLE II PERFORMANCE COMPARISON OF 4 \times 8_8 and 8 \times 8_8 Adders

| Design | LUTs | CPD [ns] | Power [uW] |
|----------------|------|----------|------------|
| $4 \times 8_8$ | 8 | 1.36 | 463.05 |
| $8 \times 8_8$ | 8 | 1.43 | 499.1 |

accumulators as $W \times N_N$, where W < N, in this article. $_{364}$ The actual value of N is an important design decision and 365 defines the upper limits of adders before producing overflows. ³⁶⁶ For example, using a 4-bit adder to accumulate 4-bit weights while producing a 4-bit output (denoted as 4×4 adder) 367 368 is susceptible to producing arithmetic overflow frequently. ³⁶⁹ Meanwhile, employing a higher-bit width accumulator, such $_{370}$ as $4 \times 8_8$, would result in less frequent overflows for the 371 accumulation of 4-bit weights. However, the FPGA-optimized $_{372}$ implementations of a $W \times N N$ adder and an $N \times N N$ 373 adder show that both adders produce similar PPA metrics. For ³⁷⁴ example, Table. II compares the LUT utilization, CPD, and $_{375}$ dynamic power consumption of 4×8 8 and 8×8 8 FPGA- $_{376}$ optimized adders. In the $4 \times 8_8$ adder, the 4-bit operand is 377 sign-extended before addition with the 8-bit operand. It can be 378 observed that both implementations have similar performance ³⁷⁹ metrics. Therefore, we have used $N \times N_N$ operators to accumulate W - bit weights in this work. This design decision 380 also helps implement SNN-specific adaptations to improve the 381 382 accuracy of proposed adders.

383 A. Implicit Approximation by Overflow

Fig. 4 depicts the LUTs and carry chains-based repre-384 385 sentation of our base $N \times N N$ design for N = 386 In this configuration, the LUTs receive operands in 2's 387 complement form and utilize (1) to determine the values 388 of the output signals O5 and O6. These signals govern 389 the corresponding carry chains in the FPGAs to compute 390 the final sum. Despite being an accurate adder, the base adder is still susceptible to generating incorrect outcomes 391 392 due to arithmetic overflows. Hence, we refer to it as the ³⁹³ OvErr_BASE adder.² The arithmetic overflows encountered by 394 the OvErr_BASE adder can significantly impact the output 395 accuracy of SNNs, which work on the principle of pro-396 ducing a spike when the accumulated weight values reach 397 a threshold value. These arithmetic overflows can result in 398 comparing an incorrect accumulated value with the threshold 399 value

400
$$O5 = A_x \text{ AND } B_x; O6 = A_x \text{ XOR } B_x.$$
 (1)

⁴⁰¹ The arithmetic overflows occur when the addition of two ⁴⁰² positive numbers produces a negative result or the addi-⁴⁰³ tion of two negative numbers produces a positive number. ⁴⁰⁴ In our current work, we explore the research question of ⁴⁰⁵ whether an approximate $N \times N_N$ adder with PPA sim-⁴⁰⁶ ilar to an $N \times N_N$ OvErr_BASE adder produces more ⁴⁰⁷ accurate results by controlling overflows. To answer this ⁴⁰⁸ question, we propose three overflow-safe approximate adders ⁴⁰⁹ that utilize resources similar to an OvErr_BASE adder.

²Fig. 2 has used a 7-bit OvErr_BASE adder.



Fig. 4. LUTs and carry chains-based implementation of a 4-bit signed adder: *OvErr_BASE* design.



Fig. 5. $N \times N_N OvCtrl_POS$ and $OvCtrl_NEG$ adder structure.

However, they introduce deliberate approximations in the 410 addition process to avoid overflows. In the following sec- 411 tions, we will discuss these approximate architectures in 412 detail.

B. Application-Specific Overflow-Safe Approximate Adders 414

The initial two overflow-safe approximate adders, denoted 415 as OvCtrl POS and OvCtrl NEG, are based on analyzing both 416 operands' sign bit, i.e., the most-significant bit (MSB). Fig. 5 417 demonstrates a generic view of the two proposed architectures. 418 As shown in Fig. 5, the LUT receiving the sign bits, i.e., A_{N-1} 419 and B_{N-1} , has been detached from the rest of the circuit. If 420 both operands are positive, i.e., the MSB of both operands 421 is 0, the corresponding LUT produces a 0 output. Similarly, 422 if both operands are negative, the LUT produces a 1 as the 423 output. For all other input combinations, the sum's sign bit 424 (S_{N-1}) accurate computation depends on the output carry from 425 the preceding computation. However, the routing of the output 426 carry from the preceding computations to the most significant 427 LUT results in extra routing delays and, therefore, has not been 428 considered in this design. In our proposed OvCtrl POS and 429 OvCtrl NEG architectures, we used LUT's available input pins 430 to provide more bits from the input operands $(A_{N-2}, A_{N-3}, 431)$ B_{N-2}, B_{N-3}) to predict the missing carry. Equation (2) defines 432 the logic the most significant LUT implements for such cases. 433 However, in some cases, the LUT cannot predict the correct 434 sign bit due to the lack of knowledge about other bits of the 435 operands. For instance, Table III presents two examples of a 6- 436 bit adder. The three most significant bits in both examples are 437 the same, but they produce answers with different signs. For 438 such cases, we approximate the sign bit to either 0 (resulting 439 in OvCtrl_POS architecture) or 1 (resulting in OvCtrl_NEG 440 architecture) 441

Sign =
$$\left(-2^{N-1}A_{N-1} + 2^{N-2}A_{N-2} + 2^{N-3}A_{N-3}\right)$$
 442
+ $\left(-2^{N-1}B_{N-1} + 2^{N-2}B_{N-2} + 2^{N-3}B_{N-3}\right)$. (2) 443

Input A Input B Result 0 0 0 0 0 0 1 0 0 Negative 0 0 0 0 1 1 0 1 1 1 1 1 Positive B_0 B_{N-1} A_{N-1} $B_{N-1} A_{N-1} B_{N-2} A_{N-2}$ A LUT LUT LUT LUT 06 05 05 05 06 06 06 05 \hat{S}_{N-1} \dot{S}_{N-2} \dot{S}_1 Ś₀

 TABLE III

 6 × 6_6 OvCtrl_POS and OvCtrl_NEG EXAMPLE

Fig. 6. $N \times N_N OvRec_AccMSB$ adder structure.

The OvCtrl_POS and OvCtrl_NEG overflow-safe adders 444 445 have some limitations, which contribute to reducing the 446 application-level accuracy of SNNs. For example, for 447 OvCtrl NEG adder, the result of performing X - X is not ⁴⁴⁸ equal to zero. To overcome the limitations of OvCtrl POS and OvCtrl_NEG architectures, we present the OvRec_AccMSB 449 450 overflow-safe approximate adder. Fig. 6 presents the generic structure of an $N \times N_N OvRec_AccMSB$ adder. Compared to 451 452 the OvCtrl POS and OvCtrl NEG designs, this architecture based on the carry chains of the FPGAs. For operands 453 is with different signs, this architecture behaves like the base 454 OvErr_BASE architecture. However, for operands with the 455 456 same sign (either both positive or both negative), this architec-457 ture employs different functions for the two most significant 458 LUTs. In particular, the second most significant LUT and the 459 associated carry chain element (highlighted by the blue color 460 in Fig. 6) always generate a 0 carry-out and forward it to the ⁴⁶¹ carry chain element of the most significant LUT. In the case 462 of positive operands, the most significant LUT (highlighted 463 by the green color) uses the O6 output to forward a 0 to 464 the associated carry chain element. The carry chain element 465 performs an XOR operation on the O6 and the carry-in (which ⁴⁶⁶ is 0) to produce a 0. Similarly, in the case of negative operands, 467 the most significant LUT forwards a 1 to the carry chain 468 element using the O6 line. The carry chain element performs 469 an XOR operation on the O6 and the carry-in (which is 0) to ⁴⁷⁰ produce a 1. When dealing with operands with the same sign, ⁴⁷¹ the output S_{N-2} produced by the second most significant LUT 472 and the associated carry chain is approximate. As explained, 473 this is due to the fact that in such cases, the second most 474 significant LUT and the associated carry chain are dedicated 475 to generating and forwarding a 0 carry-out to the following 476 carry chain element.

477 C. Approximation by Circuit Pruning

1) Pruning-Aware INIT-Value Exploration: The circuit
pruning techniques, such as those presented in AppAxO [9], do
not account for mitigating the pruning-induced output errors.
For instance, Fig. 7 provides an example of an AppAxObased approximate signed adder that demonstrates this issue.
In the shown approximate adder, the LUT that processes



Fig. 7. AppAxO pruning technique-based an approximate $4 \times 4_4$ signed adder [9].

inputs A_1 and B_1 has been pruned, and as a result, the 484 associated carry chain element does not contribute to the 485 computation of the sum bit S_1 or generate an output carry for 486 the following location. In this approximate design, the output 487 carry generated by the least significant LUT and associated 488 carry chain element (from processing A_0 and B_0) is forwarded 489 to the carry chain element processing inputs A_2 and B_2 . 490 However, the propagation of wrong carries can produce AxOs, 491 which are more susceptible to producing arithmetic overflows 492 in general.

In our proposed AxOs generation methodology, referred 494 to as AxOSpike, we take advantage of the available 495 LUT input pins to introduce redundancy and mitigate the 496 impact of pruning-induced errors. Fig. 8 shows an example 497 of AxOSpike's error-mitigation technique for the approximate 498 adder presented in Fig. 7. In this technique, every LUT (except 499 for the most significant LUT) also receives the inputs of 500 the proceeding LUT. For example, the least significant LUT 501 receives inputs A_0 , B_0 , and A_1 , B_1 . Moreover, the location of 502 every LUT is identified by an N-bit binary string. For example, 503 for the $4 \times 4_4$ adder in the example, we will use a 4-bit string 504 1101. The 0 in the binary string identifies that the second 505 least significant LUT has been pruned away. In AxOSpike, 506 every LUT also receives the pruning status of the following 507 LUT. For example, the least significant LUT receives E_1 as 508 the fifth input. As the second least significant LUT is pruned 509 (binary string 1101), the E_1 input will be set to 1. With the 510 redundant inputs and information about the pruning status of 511 proceeding LUT, different INIT³ values can be explored for 512 every LUT to mitigate the impact of pruning-induced errors. 513 In our proposed work, we explored different INIT values to 514 predict the input carry for a carry chain element following 515 a pruned location. For example, for the approximate adder 516 shown in Fig. 8, the least significant LUT will predict the 517 input carry for the carry chain element associated with inputs 518 A_2 and B_2 . In this process, the accuracy of output S_0 can be 519 traded to predict the correct carry for the following locations. 520 For the current work, we have selected two INIT values 521 denoted as v1(hexadecimal value X'66666666888888888) and 522 v2 (hexadecimal value X'666606608888F880). It should be 523 noted that INIT values exploration provides a large design 524 space, and there can be other possible INIT values that provide 525 better-error recovery for the approximate adders. 526

³The function implemented by a LUT is represented by a 64-bit INIT value. Please see Xilinx Configurable Logic Block User Guide for more details.



Fig. 8. AxOSpike: Redundant inputs-based $N \times N_N$ adder to mitigate pruning-induced errors.



Fig. 9. Comparing the pruning-based DSE performance of AppAxO [9] and AxOSpike for the same design: $7 \times 7_{-7}$ OvRec_AccMSB adder. (a) Operator-level Pareto fronts. (b) Application-level Pareto fronts.

2) Enhanced Automated Circuit Pruning: The AxOs that 527 528 are based on logic pruning usually remove the computational 529 blocks by setting them to a constant value of 0. For example, 530 the output S_1 is truncated to 0 in the AppAxO pruning-based ⁵³¹ approximate adder in Fig. 7. However, in our experiments, ⁵³² we have identified that truncating computational blocks (LUTs 533 and carry chain elements) and replacing their functionality ⁵³⁴ with a constant 1 can significantly improve the output accuracy ⁵³⁵ in some cases. As observed in Fig. 8. AxOSpike provides the ⁵³⁶ opportunity to replace the truncated output S_1 by either 0 or 1. This additional degree of freedom also significantly increases 537 the AxOs design space. For example, for the $4 \times 4_4$ approx-538 imate adder presented in Fig. 7, AppAxO provides $2^4 - 1 =$ 15 different approximate versions, whereas AxOSpike provides 540 $3^4 - 1 = 80$ approximate versions for the architecture shown 541 542 in Fig. 8.

The AxOSpike pruning technique can be applied to all 543 544 approximate adders presented in this work. To highlight the 545 efficacy of AxOSpike's generated AxOs, we compare them ⁵⁴⁶ with AppAxO-generated approximate adders. Fig. 9 shows ⁵⁴⁷ this comparison on both operator- and application-level for $7 \times$ 548 7 7 approximate adders. For this comparison, we have consid-⁵⁴⁹ ered only the OvRec_AccMSB designs. As shown in Fig. 9(a), 550 the nondominated design points provided by AxOSpike pro-⁵⁵¹ vide a better-accuracy-performance tradeoff with 24% higher 552 hypervolume of the resulting Pareto front. Similarly, the 553 utilization of these approximate adders for the classification 554 of the MNIST dataset using the SNN model discussed in 555 Section III shows that AxOSpike-generated AxOs also con-556 tributes to better-accuracy-performance tradeoffs resulting in 557 51% higher hypervolume.

 TABLE IV

 DESIGNS USED FOR EXPERIMENTAL EVALUATION OF AxOSpike

| Accumulator | Design | Pruning-aware | # Op-level | # App-level |
|-------------|--------------|---------------|-------------------|-------------------|
| Precision | Туре | versions | characterizations | characterizations |
| 6x6_6 | OvErr_BASE | v1, v2 | 665 x 2 | 665 x 2 |
| | OvCtrl_POS | v1, v2 | 211 x 2 | 211 x 2 |
| | OvCtrl_NEG | v1, v2 | 211 x 2 | 211 x 2 |
| | OvRec_AccMSB | v1, v2 | 65 x 2 | 65 x 2 |
| 7x7_7 | OvErr_BASE | v1, v2 | 2059 x 2 | 2059 x 2 |
| | OvRec_AccMSB | v1, v2 | 211 x 2 | 211 x 2 |
| 8x8_8 | OvErr_BASE | v1, v2 | 6305 x 2 | 1 |
| | OvCtrl_POS | - | 1 | 1 |
| | OvCtrl_NEG | - | 1 | 1 |
| | OvRec_AccMSB | v1, v2 | 665 x 2 | 665 x 2 |
| 9x9_9 | OvErr_BASE | - | 1 | 1 |
| | OvRec_AccMSB | - | 1 | 1 |
| 10x10_10 | OvErr_BASE | - | 1 | 1 |
| | OvRec_AccMSB | - | 1 | 1 |

V. EXPERIMENTS AND RESULTS

A. Experiment Setup

All the arithmetic operators implemented in the current 560 work are designed in VHDL and synthesized for the 7VX3307 561 device of the Virtex-7 family using AMD Xilinx Vivado 562 2020.2. The dynamic power is computed by recording the 563 dynamic switching activity for all possible input combinations 564 of the multiplier configurations. For this purpose, we have 565 used the Vivado Simulator and Power Analyzer tools. The 566 behavioral characterization of the operators was based on the 567 results of simulating every possible input combination of the 568 operator, with the implemented design. The SNN model is 569 implemented in C++ and Python using PyBind11. PyTorch 570 and snnTorch [34] were used for ML-related functionality 571 and datasets, and the image-to-spike conversions. The same 572 threshold value has been used across all neurons in an SNN. 573

Table IV shows the different accumulator designs used in 574 the experimental evaluation. The precision of the accumulator 575 is varied from 6 bits to 10 bits. While the OvErr BASE 576 and OvRec_AccMSB designs were analyzed across different 577 precision, the OvCtrl_POS and OvCtrl_NEG design ver- 578 sions were analyzed only for the 6- and 8-bit operators. 579 Further, we implemented automated circuit pruning for some 580 of the design versions. For the circuit pruning-based oper- 581 ators, we have also explored the impact of utilizing the 582 two INIT values of LUTs, i.e., v1 (X'66666666888888888) 583 and v2 (X'666606608888F880), on improving their output 584 accuracy. Since we use exhaustive sampling, design versions 585 that result in a large number of AxO designs were not used 586 for pruning experiments. However, more intelligent search 587 methods can be implemented in the current framework for the 588 DSE in such large design spaces. The last two columns in the 589 table show the number of designs used for the operator-level 590 and application-level characterization. While the operator- 591 level analysis involves determining PPA and various error 592 metrics, application-level analysis involves only behavioral 593 analysis. As a result, all the PPA metrics mentioned in the 594 subsequent results refer to the hardware characterization of the 595 approximate accumulator design. 596

558

559



Fig. 10. Joint distribution of operands in the neuron's accumulator for inference on a single image. (a) Distribution assuming zero overflow during accumulation. (b) Distribution when using the $8 \times 8_{-}8$ OvErr_BASE adder as accumulator.

597 B. SNN Model Analysis

We have used 4-bit weights for the SNN implemented in 598 599 our current work. Even with the 4-bit quantization of the weights, the network can reach nearly 98% accuracy, assum-600 601 ing no overflow occurs during accumulation. For instance, $_{602}$ Fig. 10(a) shows the distribution of the operand values of 603 the accumulation in all the neurons for a single inference, 604 assuming all additions are overflow-safe. The vertical axis 605 corresponds to the weights and follows the distribution of the bit weights. The horizontal axis, showing the distribution of 4 606 the current membrane voltage value as the second operand of 607 the accumulator, ranges from -800 to 300. When using the 608 8×8 8 OvErr_BASE adder, the accuracy drops to around 85%. 609 This drop in accuracy due to the overflow is clear from the 610 changed distribution of the operands shown in Fig. 10(b). 611

The accuracy of the SNN can also vary depending upon the 612 613 threshold value used in the model, and the number of timesteps 614 used in the input encoding. Fig. 11 shows the variation of 615 the SNN's accuracy using the $8 \times 8_8$ OvErr_BASE adder for varying threshold values and number of timesteps. While the 616 617 accuracy varies considerably with the threshold, it stays fairly 618 stable over the different number of timesteps. The boxplot in 619 the figure shows the distribution of the maximum accuracy for 620 the different number of timestep experiments. The maximum accuracy varies by less than 0.1% across the 10 different 621 622 timestep experiments. The threshold value for the neuron can viewed as a trainable parameter of the SNN model, with 623 be some related works exploring joint optimization of the weights 624 625 and the threshold value. However, since we have used post-626 training quantization of the weights, we have employed a 627 sweep of the threshold values to demonstrate how the threshold value can be used to recover the loss in accuracy due to 628 629 quantization (and approximation) to some extent. For the subsequent experiments related to the SNN behavior analysis, 630 we report the maximum classification accuracy over varying 631 threshold values for 10 timesteps. 632

633 C. Application-Specific Operator Modeling

1) Operator-Level Analysis: In our current work, we have presented four different design variants, including the baseline *OvErr_BASE* design, that provide varying error tradeoffs.



Fig. 11. SNN accuracy variation with threshold value and the number of timesteps using the $8 \times 8_{-}8$ OvErr_BASE adder as accumulator.



Fig. 12. Comparison of the PPA metrics for the *OvErr_BASE* and *OvRec_AccMSB* adders for different bit-width $N \times N_{-}N$ adders.

TABLE V Operator-Level Error Metrics Variation in the Different Variants of the $6 \times 6_6$ Adder

| Operator Type | OVERT BASE | OvCtrl NEG | OvCtrl POS | OvRec_AccMSB |
|-----------------|------------|------------|------------|--------------|
| Error Metric | | Overn_nEG | 0/01/105 | |
| AVG_ERR | - 0.5 | 1.5 | - 2.5 | 0 |
| AVG_ABS_ERR | 16 | 9.75 | 10.25 | 8 |
| AVG_REL_ERR | 0.39 | 0.9 | 1.24 | 0.22 |
| AVG_ABS_REL_ERR | 0.39 | 0.9 | 1.24 | 0.22 |
| MAX_ERR | 64 | 32 | 32 | 32 |
| MIN_ERR | - 64 | - 32 | - 32 | - 32 |
| PROB_ERR | 25 | 30.47 | 32.03 | 37.5 |

Table V shows the values of the operator-level statisti- 637 cal error metrics of each 6×6_6 adder, compared to the 638 $6 \times 6_7$ overflow-safe adder. These error metrics are commonly 639 employed to characterize the output quality of approximate 640 circuits by comparing the approximate outputs with the 641 accurate outputs, indicating the magnitude and frequency of 642 errors [35]. The OvErr_BASE design has the largest value 643 of the minimum and maximum error magnitudes along with 644 the lowest-error probability. Similarly, the OvRec_AccMSB 645 design has the lowest-average error, average absolute error, 646 average relative error, and the lowest-average absolute rela- 647 tive error, albeit with the highest probability of error. The 648 OvRec_AccMSB, OvCtrl_NEG, and OvCtrl_POS designs have 649 similar maximum and minimum error values. However, in 650 the application-specific analysis, we observed very few bene- 651 fits with the OvCtrl_NEG and OvCtrl_POS versions (shown 652 later), especially for higher-bit widths. Therefore, we limit the 653



Fig. 13. Comparison of the operator-level error metrics for the $OvErr_BASE$ and $OvRec_AccMSB$ adders for different bit-width $N \times N_N$ adders. (a) Average error and relative error metrics. (b) Probability of error, average absolute error, and range of errors.

⁶⁵⁴ further analysis to the comparison of the *OvErr_BASE* and ⁶⁵⁵ *OvRec_AccMSB* versions.

Fig. 12 shows the comparison of the PPA metrics for 656 different bit width of the $N \times N_N$ OvErr_BASE and 657 OvRec_AccMSB adders. Expectedly, resource utilization and 658 659 power dissipation rise with increasing bit widths. Also, 660 the OvErr_BASE and OvRec_AccMSB designs show similar 661 LUT and CC utilization. However, the power and CPD vary slightly between the two design variants. This can be 662 663 attributed to the different architecture of the OvRec AccMSB design. Furthermore, the behavior of the designs also varies 665 depending on the sign signals of the operands. The com-666 parison of the operator-level behavior of the OvErr_BASE 667 and OvRec AccMSB designs is shown in Fig. 13. The OvRec AccMSB designs exhibit zero average error across 668 669 different precisions. Except for increased probability of error, 670 the OvRec_AccMSB designs exhibit better-error metrics than 671 *OvErr_BASE* across different bitwidth $N \times N_N$ adders.

⁶⁷² 2) Application-Level Analysis: We experimented with ⁶⁷³ using the proposed design variants of the $N \times N_N$ adders ⁶⁷⁴ as the accumulators in the SNN's neurons. While the ⁶⁷⁵ OvErr_BASE and OvRec_AccMSB variants exhibited increas-⁶⁷⁶ ing accuracy with increasing bit-width (N), the OvCtrl_POS ⁶⁷⁷ and OvCtrl_NEG versions did not show such patterns. Fig. 14



Fig. 14. Variation of classification accuracy with the threshold value for different design variants of $8 \times 8_8$ adders used as an accumulator in the SNN's neuron.



Fig. 15. Comparison of the PPA-error tradeoffs of different $N \times N_N$ adders when used as accumulators in the SNN's neurons.



Fig. 16. Comparing the operator-level DSE performance of v2 and v1 for the $7 \times 7_{-}7$ adder designs. (a) *OvErr_BASE*. (b) *OvRec_AccMSB*.

shows the variation of the resulting SNN's classification accuracy with different threshold values for the four $8 \times 8_8$ adder ⁶⁷⁹ designs. As can be seen from the figure, the accuracy of the ⁶⁸⁰ $OvCtrl_POS$ and $OvCtrl_NEG$ designs achieves a maximum of ⁶⁸¹ around 20% accuracy. The comparison of the PPA-error tradeoffs across different bit width operators is shown in Fig. 15. ⁶⁸³ The SNN's classification error decreases with increasing bit width for both $OvErr_BASE$ and $OvRec_AccMSB$ adders. ⁶⁸⁵ The proposed $OvRec_AccMSB$ design shows lower error ⁶⁸⁶ than $OvErr_BASE$ across all bit widths. The 8- and 9-bit ⁶⁸⁷ $OvRec_AccMSB$ adders result have similar accuracy as the 9and 10-bit $OvErr_BASE$ adders, respectively. This amounts ⁶⁸⁹ to 26.5% and 20.93% lower PDPxLUTs for similar accuracy, ⁶⁹⁰ respectively, with the $OvRec_AccMSB$ adders. ⁶⁹¹



Fig. 17. Comparing the operator-level DSE performance of v2 and v1 for the $8 \times 8_{-}8$ adder designs. (a) *OvErr_BASE*. (b) *OvRec_AccMSB*.



Fig. 18. Comparing the SNN-level performance of v2 and v1 for the $7 \times 7_{-}7$ adder designs. (a) *OvErr_BASE*. (b) *OvRec_AccMSB*.

692 D. Pruning-Aware Operator Modeling

In addition to the operator modeling for SNN-driven error 693 recovery, we also propose generic pruning-aware optimization 694 695 to the operator model. Fig. 16 shows the Pareto front analysis 696 for operator-level results of 7×7 7 adder AxOs generated 697 using circuit pruning. The v2 plots include the proposed optimizations. As seen in the figure, v2 results in consid-698 699 erably better designs than v1 for both OvErr_BASE and OvRec_AccMSB versions. An analysis of the combined Pareto 700 front shows only 1 and 2 AxOs belong to v1 compared to 701 and 7 designs from v2 in Fig. 16(a) and (b), respectively. 6 702 Similarly, Fig. 17 shows the results of 8×8 8 AxOs. Here 703 too, we observed much improved Pareto front designs with the 704 proposed v2 operator model. In the corresponding combined 705 ⁷⁰⁶ Pareto fronts, 1 and 2 designs belong to v1, compared to 7 707 and 11 AxOs with v2 for OvErr_BASE and OvRec_AccMSB 708 design variants, respectively.

Fig. 18 shows the application-level Pareto front analysis for $7 \times 7_7$ adders. Here too, we observe improved quality for results with the pruning-aware v2 model. However, with field $OvRec_AccMSB$ version in $8 \times 8_8$ designs, we observed field better-Pareto front designs with v1, as seen in Fig. 19(a). field Fig. 19(b) compares the resulting hypervolume of the Pareto fronts for application-level analysis. For the $7 \times 7_7$ designs, field the v2 version AxOs provide almost similar hypervolume field hypervolume of v2 designs for $8 \times 8_8$ AxOs is lower, it still field contributes additional design points to the Pareto front. Across



Fig. 19. Application-level results for pruning-aware models of $8 \times 8_{-}8$ adder *OvRec_AccMSB*. (a) Comparing Pareto fronts. (b) Comparing Pareto-front hypervolume.



Fig. 20. Comparing the operator-level metrics of approximate $6 \times 6_{-}6$ and $7 \times 7_{-}7$ adder designs from *AxOSpike* and AppAxO. (a) $6 \times 6_{-}6$ adders. (b) $7 \times 7_{-}7$ adders.



Fig. 21. Comparing the operator-level metrics of approximate 8×8_8 adder designs from *AxOSpike*, AppAxO, and EvoApprox.

experiments for different operators, we observe up to 102.1% ⁷²⁰ improvement in the Pareto from hypervolume due to v2. ⁷²¹

722

E. Comparing With State-of-the-Art

For comparing *AxOSpike* with related state-of-the-art works, 723 we chose EvoApprox [5] and AppAxO [9] as the set of 724 relevant works. This approach subsumes the comparison with 725 other related works, such as CoOAx [17], which is based on 726 a similar methodology as AppAxO and approxFPGAs [10], 727 which uses the designs present within the scope of EvoApprox 728 for DSE. Further, 8×8_8 adders are the only relevant designs 729 for the current work provided in the EvoApprox library. 730



Fig. 22. SNN's classification Error versus LUT Utilization for approximate $8 \times 8_{-8}$ adders used as accumulators in the SNN's neuron.

1) Operator-Level: Fig. 20 shows the Pareto front analysis 731 of the $6 \times 6_6$ and $7 \times 7_7$ approximate adders generated with 732 the AppAxO methodology and those using AxOSpike. As can 733 be seen in the figures, AxOSpike generates designs with better-734 735 PPA-error tradeoffs than AppAxO. With the combined Pareto 736 front analysis, we do not observe any designs from AppAxO contributing to the Pareto front. However, this is expected as 737 the enhanced automated circuit pruning of AxOSpike subsumes 738 that of AppAxO. Even in the case of $8 \times 8_8$ designs, including 739 740 the designs from EvoApprox, all the dominant points in the combined Pareto front are the result of AxOSpike's proposed 741 742 modifications, as seen in Fig. 21. In addition to showing the efficacy of the presently proposed methods, it also shows the 743 744 importance of integrating FPGA-specific optimizations into the operator model. Unlike AxOSpike and AppAxO, the designs 745 the EvoApprox library are optimized for ASIC implemen-746 in tation. and fail to leverage the FPGA-based structures for any 747 748 error recovery.

2) Application-Level: For the application-level compari-749 $_{750}$ son with related state-of-the-art works, we used the $8 \times 8_{-8}$ designs from EvoApprox. Additionally, we combined the 751 752 pruning methodology of AppAxO along with our proposed OvRec_AccMSB design for another comparison point -753 AppAxO+AccMSB. Fig. 22 shows the Pareto fronts of 754 755 the candidate designs while considering the LUT usage of 756 the adders along with the SNN's classification accuracy. 757 Similar to the operator-level results, we observe higher-quality 758 designs generated using AxOSpike. The combined Pareto 759 front shows a total of 42 AxO designs, with EvoApprox 760 and AppAxO+AccMSB contributing just 1 and 3 designs, respectively. A similar analysis while considering the adders' 761 762 PDPxLUTs metrics, shown in Fig. 23, shows 1 and 4 designs 763 in the combined Pareto front resulting from EvoApprox and ⁷⁶⁴ AppAxO+AccMSB, respectively, out of a total of 98 points. 765 Fig. 24 shows the comparison of the Pareto front hypervolume ⁷⁶⁶ corresponding to Figs. 22 and 23. As evident, AxOSpike results 767 in much better designs than EvoApprox. Further, the results



Fig. 23. SNN's classification error versus PDP \times LUTs for approximate $8\times8_8$ adders used as accumulators in the SNN's neuron.



Fig. 24. Comparing the hypervolume for approximate $8 \times 8_8$ adders used as accumulators in the SNN's neuron.

show that the proposed *OvRec_AccMSB* design can be combined with any complementary circuit pruning methodology, 769 such as AppAxO, to provide better-quality designs than stateof-the-art methods. 771

VI. CONCLUSION

With the rising complexity of edge AI, novel approaches 773 spanning across the computing stack need to be developed. 774 SNNs and approximate arithmetic form two such emerging 775 computing paradigms at the algorithm and the circuit layer, 776 respectively. SNN-based processing is inherently error tolerant 777 and AxC should be able to leverage such error resilience 778 most effectively. However, a bottom-up approach to designing 779 AxOs can lead to limited benefits. In this current article, 780 we present novel methods of integrating both application-781 specific and hardware platform-specific information into the 782 operator model, thereby enabling the search for consider-783 ably better-quality designs with automated circuit pruning. 784 With the proposed techniques, we report designs with up 785 to 26.5% lower PDPxLUTs with similar application-level 786 accuracy. Further, we report a considerably better set of design 787 points than related works with up to 51% higher-Pareto front 788 hypervolume. The current work can be extended to include 789 more complex SNN neuron models and can benefit from 790 more intelligent automated DSE, especially for larger bit-width 791 operators. 792

772

REFERENCES

- [1] J. D. Nunes, M. Carvalho, D. Carneiro, and J. S. Cardoso, "Spiking neural networks: A survey," *IEEE Access*, vol. 10, pp. 60738–60764, 2022.
- [2] W. Liu, F. Lombardi, and M. Shulte, "A retrospective and prospective view of approximate computing [point of view]," *Proc. IEEE*, vol. 108, no. 3, pp. 394–399, Mar. 2020.
- [3] S. Mittal, "A survey of techniques for approximate computing," ACM
 Comput. Surv., vol. 48, no. 4, pp. 1–33, Mar. 2016.
- P. Stanley-Marbell et al., "Exploiting errors for efficiency: A survey from circuits to applications," *ACM Comput. Surv.*, vol. 53, no. 3, pp. 1–39, 2020.
- [5] V. Mrazek et al., "Evoapprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods," in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*, 2017, pp. 258–261.
- [6] M. Shafique, W. Ahmad, R. Hafiz, and J. Henkel, "A low latency generic accuracy configurable adder," in *Proc. 52nd Annu. Design Autom. Conf.*, New York, NY, USA, 2015, pp. 1–6.
- B. S. Prabakaran et al., "DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems," in *Proc. Design*, *Autom. Test Europe Conf. Exhibit. (DATE)*, 2018, pp. 917–920.
- 815 [8] S. Ullah, H. Schmidl, S. S. Sahoo, S. Rehman, and A. Kumar,
 "Area-optimized accurate and approximate softcore signed multiplier
 architectures," *IEEE Trans. Comput.*, vol. 70, no. 3, pp. 384–392,
 Mar. 2021.
- [9] S. Ullah, S. S. Sahoo, N. Ahmed, D. Chaudhury, and A. Kumar, *"AppAxO*: Designing application-specific approximate operators for
 FPGA-based embedded systems," *ACM Trans. Embed. Comput. Syst.*,
 vol. 21, no. 3, pp. 1–31, 2022.
- B. S. Prabakaran, V. Mrazek, Z. Vasicek, L. Sekanina, and M. Shafique,
 "ApproxFPGAs: Embracing ASIC-based approximate arithmetic components for FPGA-based systems," in *Proc. 57th ACM/IEEE Design Autom. Conf. (DAC)*, 2020, pp. 1–6.
- L. Deng, "The MNIST database of handwritten digit images for machine
 learning research [Best of the Web]," *IEEE Signal Process. Mag.*,
 vol. 29, no. 6, pp. 141–142, Nov. 2012.
- [12] S. Ullah, S. S. Sahoo, and A. Kumar, "CLAppED: A design framework
 for implementing cross-layer approximation in FPGA-based embedded
 systems," in *Proc. 58th ACM/IEEE Design Autom. Conf. (DAC)*, 2021,
 pp. 475–480.
- [13] S. Ullah, S. Rehman, M. Shafique, and A. Kumar, "High-performance accurate and approximate multipliers for FPGA-based hardware acceler-ators," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 41, no. 2, pp. 211–224, Feb. 2022.
- 838 [14] S. Ullah et al., "Area-optimized low-latency approximate multipliers for
 FPGA-based hardware accelerators," in *Proc. 55th ACM/ESDA/IEEE Design Autom. Conf. (DAC)*, 2018, pp. 1–6.
- [15] S. Ullah, S. S. Murthy, and A. Kumar, "SMApproxlib: Library of FPGA-based approximate multipliers," in *Proc. 55th Annu. Design Autom. Conf.*, New York, NY, USA, 2018, pp. 1–6.
- A. D. Booth, "A signed binary multiplication technique," *Quart. J. Mech. Appl. Math.*, vol. 4, no. 2, pp. 236–240, 1951.
- 846 [17] S. Ullah, S. S. Sahoo, and A. Kumar, "CoOAx: Correlation-aware synthesis of FPGA-based approximate operators," in *Proc. Great Lakes Symp. VLSI*, 2023, pp. 671–677.

- [18] V. Mrazek, M. A. Hanif, Z. Vasicek, L. Sekanina, M. Shafique, 849 "AutoAx: An automatic design space exploration and circuit building methodology utilizing libraries of approximate components," in 851 *Proc. 56th Annu. Design Autom. Conf.*, New York, NY, USA, 2019, 852 pp. 1–6. 853
- [19] S. Han, H. Mao, and W. J. Dally, "Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding," 2016, arXiv:1510.00149.
- H. Li, A. Kadav, I. Durdanovic, H. Samet, and H. P. Graf, "Pruning 857 filters for efficient convnets," 2017, arXiv:1608.08710.
- [21] S. Vadera and S. Ameen, "Methods for pruning deep neural networks," 859 IEEE Access, vol. 10, pp. 63280–63300, 2022.
- [22] V. Camus, C. Enz, and M. Verhelst, "Survey of precision-scalable 861 multiply-accumulate units for neural-network processing," in *Proc. IEEE 1nt. Conf. Artif. Intell. Circuits Syst. (AICAS)*, 2019, pp. 57–61.
- [23] "Mixed precision." TensorFlow. Accessed: Jun. 9, 2021. [Online]. 864 Available: https://www.tensorflow.org/guide/mixed_precision 865
- [24] G. Xiao, C. Yin, T. Zhou, X. Li, Y. Chen, K. Li, "A survey of accelerating garallel sparse linear algebra," *ACM Comput. Surv.*, vol. 56, no. 1, 867 pp. 1–38, Aug. 2023.
- S. Panchapakesan, Z. Fang, and J. Li, "SyncNN: Evaluating and 869 accelerating spiking neural networks on FPGAs," ACM Trans. Reconfig. 870 Technol. Syst., vol. 15, no. 4, pp. 1–27, Dec. 2022.
- [26] F. Corradi, G. Adriaans, and S. Stuijk, "Gyro: A digital spiking neural network architecture for multi-sensory data analytics," in *Proc. Drone 873 Syst. Eng. Rapid Simul. Perform. Eval., Methods Tools*, New York, NY, 874 USA, 2021, pp. 9–15.
- [27] J. Mack et al., "RANC: Reconfigurable architecture for neuromorphic computing," *Trans. Comp.-Aided Des. Integr. Circuits Sys.*, vol. 40, 877 no. 11, pp. 2265–2278, Nov. 2021.
- M. Isik, "A survey of spiking neural network accelerator on FPGA," 879 2023, arXiv:2307.03910.
- [29] S. Sen, S. Venkataramani, and A. Raghunathan, "Approximate computing for spiking neural networks," in *Proc. Design, Autom. Test Europe Conf. Exhibit. (DATE)*, 2017, pp. 193–198.
- [30] A. L. Hodgkin and A. F. Huxley, "A quantitative description of 884 membrane current and its application to conduction and excitation in nerve," *J. Physiol.*, vol. 117, no. 4, pp. 500–544, 1952.
- [31] N. Brunel and M. C. W. Van Rossum, "Lapicque's 1907 paper: From 887 frogs to integrate-and-fire," *Biol. Cybernet.*, vol. 97, no. 5, pp. 337–339, 888 2007.
- [32] L. É. Lapicque, "Recherches quantitatives sur l'excitation electrique des nerfs traitee comme une polarization," *J. Physiol. Pathol. Gén.*, vol. 9, 891 pp. 620–635, 1907.
- [33] A. Carpegna, A. Savino, and S. Di Carlo, "Spiker: An FPGA- 893 optimized hardware accelerator for spiking neural networks," in 894 *Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI)*, 2022, 895 pp. 14–19.
- [34] J. K. Eshraghian et al., "Training spiking neural networks using lessons gor from deep learning," *Proc. IEEE*, vol. 111, no. 9, pp. 1016–1054, gog Sep. 2023.
- [35] S. Ullah and A. Kumar, Approximate Arithmetic Circuit Architectures 900 for FPGA-Based Systems. Cham, Switzerland: Springer, 2023, 901 pp. 27–40. [Online]. Available: https://www.springerprofessional.de/ 902 en/approximate-arithmetic-circuit-architectures-for-fpga-based-syst/ 903 24072054 904