# Formal Verification of Virtualization-Based Trusted Execution Environments

Hasini Witharana<sup>(D)</sup>, Student Member, IEEE, Hansika Weerasena<sup>(D)</sup>, Graduate Student Member, IEEE, and Prabhat Mishra<sup>(D)</sup>, Fellow, IEEE

Abstract—Trusted execution environments (TEEs) provide a 1 <sup>2</sup> secure environment for computation, ensuring that the code and <sup>3</sup> data inside the TEE are protected with respect to confidentiality 4 and integrity. Virtual machine (VM)-based TEEs extend this 5 concept by utilizing virtualization technology to create isolated 6 execution spaces that can support a complete operating system 7 or specific applications. As the complexity and importance of 8 VM-based TEEs grow, ensuring their reliability and security 9 through formal verification becomes crucial. However, these 10 technologies often operate without formal assurances of their 11 security properties. Our research introduces a formal framework 12 for representing and verifying VM-based TEEs. This approach 13 provides a rigorous foundation for defining and verifying key 14 security attributes for safeguarding execution environments. To 15 demonstrate the applicability of our verification framework, we 16 conduct an analysis of real-world TEE platforms, including 17 Intel's trust domain extensions (TDX). This work not only 18 emphasizes the necessity of formal verification in enhancing 19 the security of VM-based TEEs but also provides a systematic 20 approach for evaluating the resilience of these platforms against 21 sophisticated adversarial models.

Index Terms—Confidential computing, confidentiality,
 integrity, property checking, trusted execution environments
 (TEEs).

# I. INTRODUCTION

25

S THE nature of computing evolves, ensuring the security and trustworthiness of sensitive data and critical applications has become an important concern. With the rapid growth of cloud computing, edge devices, and the Internet of Things (IoT), the need for robust security measures has never been more critical. Trusted execution environments (TEEs) emerge as a promising solution to improve security by providing a secure environment for the execution of sensitive code with sensitive data and the protection of confidential information [1]. TEEs offer a secure execution environment that is isolated from the rest of the system, safeguarding against various threats, such as malicious software, unauthorized access, and hardware-based attacks.

Manuscript received 2 August 2024; accepted 3 August 2024. This work was supported in part by the Semiconductor Research Corporation (SRC) under Grant 2022-HW-3128. This article was presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES) 2024 and appeared as part of the ESWEEK-TCAD Special Issue. This article was recommended by Associate Editor S. Dailey. (*Corresponding author: Hasini Witharana.*)

The authors are with the Department of Computer and Information Science and Engineering, University of Florida, Gainesville, FL 32611 USA (e-mail: witharana.hasini@ufl.edu).

Digital Object Identifier 10.1109/TCAD.2024.3443008

 TEE Categorization

 VM 

 Based TEE

 Based TEE

 - Intel TDX

 - ARM CCA

TEE Categorization
Embedded
System TEE
- Keystone
- Multizone

Fig. 1. Categories of TEEs.

TEEs utilize hardware and software components to establish <sup>39</sup> a secure environment where cryptographic operations, key <sup>40</sup> management, and other critical and confidential tasks can be <sup>41</sup> performed with security assurance. <sup>42</sup>

TEEs come in various forms, each tailored to meet specific 43 requirements and challenges. Fig. 1 shows three types of 44 TEEs: 1) enclave-based TEEs (e.g., Intel software guard exten-45 sions (SGX) [2], Sanctum [3]); 2) virtual machine (VM)-based 46 TEEs (e.g., Intel trust domain extensions (TDX) [4], AMD 47 secure encrypted virtualization (SEV) [5]), ARM confidential 48 computing architecture (CCA); and 3) TEEs for embedded 49 systems (e.g., Keystone [6]). Enclave-based TEEs leverage hardware-supported isolation to create secure enclaves within 51 a processor. These enclaves are isolated regions of memory 52 resistant to external tampering and surveillance, ensuring the 53 integrity and confidentiality of the code and data. Intel SGX 54 is a prime example of an enclave-based TEE, allowing devel-55 opers to create secure enclaves for the execution of sensitive 56 operations without revealing the data to the underlying system. 57 VM-based TEEs take advantage of virtualization technologies 58 to create secure execution environments within VMs. Intel 59 TDX and AMD SEV are some examples of VM-based TEEs. 60 They extend security to the virtualization layer by protecting 61 against attacks even in the presence of compromised hypervi-62 sors. Embedded system-based TEEs are designed to cater to 63 the unique constraints and requirements of embedded systems 64 and IoT devices. For example, Keystone integrates with 65 RISC-V architectures to provide hardware-enforced memory 66 protection and secure execution environments, making it well-67 suited for resource-constrained embedded systems. 68

VM-based TEEs are important in cloud computing due to <sup>69</sup> their ability to offer scalable and flexible security solutions that <sup>70</sup> are well-suited to the dynamic nature of cloud services. Unlike <sup>71</sup>

1937-4151 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 2. Overview of our formal verification framework.

<sup>72</sup> enclave-based TEEs, which are designed for securing small <sup>73</sup> pieces of sensitive code and data within tightly controlled <sup>74</sup> memory regions, VM-based TEEs can secure entire VMs, <sup>75</sup> offering a broader and more flexible approach to isolation <sup>76</sup> and security in cloud environments. In this article, we present <sup>77</sup> a formal verification framework for VM-based TEEs for <sup>78</sup> confidentiality and integrity.

Fig. 2 presents an overview of our formal verification 79 80 framework for security verification of TEE architectures. We 81 first conduct an abstraction of the TEE architecture that <sup>82</sup> accurately represents the TEE behavior by following the spec-83 ification. This abstraction phase simplifies the specification, 84 focusing on the essential aspects relevant to confidentiality 85 and integrity. Next, we develop a formal model for VM-based <sup>86</sup> TEE architectures based on the abstraction. Then, we derive 87 properties related to confidentiality and integrity from the TEE <sup>88</sup> specification. Finally, we perform property checking to verify <sup>89</sup> whether the TEE formal model satisfies the specified proper-90 ties, ensuring that the TEE architecture meets the predefined <sup>91</sup> security criteria on confidentiality and integrity. Specifically, <sup>92</sup> this article makes the following major contributions: 1) we <sup>93</sup> present a comprehensive formal model that defines the security <sup>94</sup> boundaries of confidential VMs, explicitly considering the 95 capabilities of adversaries with access to advanced attack 96 vectors; 2) we formally model confidentiality and integrity 97 properties, tailoring them for VM-based TEEs; 3) we introduce detailed formal model for the Intel TDX architecture. 98 a <sup>99</sup> developed using the Rosette language; and 4) we formally 100 verify the confidentiality and integrity of Intel TDX for code and data in use. 101

This article is organized as follows. Section II provides relevant background and surveys related efforts. Section III defines the formal model for VM and adversary. Section IV provides formal definitions for both confidentiality and integrity. Section V conducts a security analysis of Intel TDX for confidentiality and integrity. Sections VI and VII provide details of formal modeling of TDX architecture and cache. Section VIIII discusses the results of the formal analysis. Finally, Section IX concludes this article.

## III. BACKGROUND AND RELATED WORK

<sup>112</sup> This section first provides relevant background on <sup>113</sup> VM-based TEEs. Next, it surveys related efforts in security <sup>114</sup> verification of TEE architectures.

# 115 A. Background: VM-Based TEEs

<sup>116</sup> We first introduce VMs. Next, we discuss confidential <sup>117</sup> VMs. Finally, we provide an overview of Intel TDX, which <sup>118</sup> implements confidential VM architecture. *1) Virtual Machine:* A VM enables software-based emulation of physical computers. This technology allows for running an operating system (OS) and applications within an isolated and encapsulated environment. VMs facilitate multiple OSes to operate concurrently on the same physical hardware. This is achieved through virtualization, which significantly enhances resource utilization, flexibility, and isolation in computing environments. At the heart of a VM lies the hypervisor, or VM monitor (VMM), a critical component tasked with managing and allocating the physical resources among VMs. Hypervisors come in two varieties: 1) Type 1 (bare-metal), which operates directly on the host hardware and 2) Type 2 (hosted), which functions on top of an existing OS.

The VMM orchestrates access to hardware components, 132 such as CPUs, memory, storage, and network interfaces, 133 enabling the seamless and concurrent operation of multiple 134 VMs on a single physical machine. The core virtualization 135 concept: hardware abstraction allows each VM to operate as 136 though it has its own dedicated hardware. Each VM hosts its 137 own guest OS, providing an independent operating environ- 138 ment that interacts with the virtualized hardware, ensuring that 139 applications run in a manner that is both efficient and isolated 140 from the host system and other VMs. Even though VMs are 141 isolated from each other, they are not entirely separate entities 142 in terms of security. The shared use of the hypervisor, under-143 lying hardware, memory subsystem, and other components 144 of the virtualization stack introduces potential vulnerabilities. 145 These shared resources can become attack vectors, where a 146 malicious entity might exploit one VM or host system to gain 147 unauthorized access to or influence over others or the host 148 system itself. This inherent risk highlights the critical need for 149 confidential VMs. 150

2) Confidential Virtual Machines: Confidential VMs are 151 designed to protect against threats, including malicious 152 insiders, compromised hypervisors, and other potential vul- 153 nerabilities in the virtualization stack. Confidential VMs use 154 memory encryption with a unique key for each VM to 155 protect the contents of the VM's memory from unauthorized 156 access. This ensures confidentiality by ensuring the memory 157 contents remain inaccessible and secure from external threats 158 and internal attackers gaining access to physical memory. 159 Furthermore, they also provide integrity protection mecha- 160 nisms to verify that data and code have not been tampered 161 with. The creation of confidential VMs often utilizes hardware- 162 based security features offering a level of protection that 163 extends even to the host hypervisor. Confidential VMs often 164 use secure boot mechanisms and attestation processes. A 165 secure boot ensures that only authenticated and trusted code 166 is executed during the VM's startup. This works against 167 malicious software and rootkits that might attempt to load 168 during the boot process. Attestation verifies the integrity and 169 authenticity of the VM for external entities. Specifically, 170 attestation allows a third party to confirm that the VM is 171 running the expected software stack. 172

Fig. 3 shows the basic building blocks required for 173 VM-based TEE architecture. It starts with a secure boot process; the system relies on a foundational security mechanism 175 known as the root of trust (RoT), complemented by the principle of a chain of trust. The RoT is pivotal for ensuring that 177



Fig. 3. Overview of VM-based confidential computing.

<sup>178</sup> only authenticated and integrity-verified firmware and software 179 are loaded for execution. It achieves this through the provision 180 of essential cryptographic functions and services. Initially, the 181 RoT verifies the integrity and authenticity of the bootloader 182 and establishes the first link in the chain of trust. Once the 183 bootloader is authenticated, it securely loads and verifies the 184 firmware, setting the stage for the execution environment. 185 Hypervisor can create and manage VMs. In a type 2 hypervisor 186 configuration, a host OS will work alongside the hypervisor, while type 1 will have only a hypervisor. A fundamental 187 188 element of a VM-based confidential computing framework the security monitor. It operates at a low level, closely 189 İS <sup>190</sup> interacting with the hypervisor and host OS to monitor and control access to resources, manage permissions, and ensure 191 <sup>192</sup> isolation between different confidential VMs. The security <sup>193</sup> monitor's primary objectives include preventing unauthorized 194 access to sensitive data, ensuring that software components <sup>195</sup> cannot interfere with each other maliciously, and enforcing <sup>196</sup> compliance with security protocols. Intel TDX module [4] is 197 one of the examples of a secure monitor.

3) Intel TDX: Intel TDX [4] is an example of a confidential 198 VM architecture. TDX provides the infrastructure to create 199 200 hardware-isolated VMs known as trust domains (TDs), which <sub>201</sub> are designed to operate securely within a system, separate <sup>202</sup> from the VMM or hypervisor and any other unrelated software 203 entities. To protect the confidentiality and integrity of the code and data within a TD, Intel TDX uses technologies, 204 205 such as multikey total memory encryption (MKTME) and hashing techniques. Fig. 4 shows an overview of the Intel 206 TDX architecture. Intel TDX is engineered to function within 207 secure arbitration mode (SEAM), which is an extension to 208 a 209 the prior VM extension (VMX) architecture. SEAM introduces 210 a new VMX root operation mode, referred to as SEAM root, 211 specifically constructed to support CPU-attested modules that 212 establish TDs for VM guests. The SEAM operation is divided 213 into two logical modes: 1) TDX nonroot mode for the TD <sup>214</sup> guest operations and 2) TDX root mode, which is reserved for 215 host-side activities.

# 216 B. Related Work

<sup>217</sup> This section surveys related efforts, including static analysis, <sup>218</sup> simulation-based testing, and formal verification.

*1) Static Analysis:* Google's security review of Intel TDX employed static analysis tools to uncover numerous attack vectors and security issues [7]. Security review discovered potential avenues for attacks, confirmed 10 security flaws,



Fig. 4. Overview of Intel TDX architecture.

and made 5 modifications to enhance the code's defense <sup>223</sup> mechanisms. The review assessed four components of Intel <sup>224</sup> TDX, including the MCHECK mechanism in BIOS, the <sup>225</sup> nonpersistent SEAM loader, the persistent SEAM loader, and <sup>226</sup> the design of the TDX module. However, this approach did <sup>227</sup> not provide formal security guarantees. In fact, this security <sup>228</sup> review highlights the need of formal verification. <sup>229</sup>

2) Simulation-Based Validation: Simulation-based testing <sup>230</sup> methodologies have been used to evaluate the security <sup>231</sup> of TEEs. Google's examination of AMD SEV technology <sup>232</sup> through simulation-based testing uncovered critical vulnerabilities [8]. This hands-on approach allows for a practical <sup>234</sup> assessment of TEE security. Simulation-based verification <sup>235</sup> faces the exponential input space complexity to cover all <sup>236</sup> possible scenarios [9], [10]. Nevertheless, the lack of formal <sup>237</sup> security guarantees limits the ability of simulation-based <sup>238</sup> testing to guarantee the security properties of TEE systems. <sup>239</sup>

3) Formal Verification: ProveriT [11] provides a theorem 240 proving solution to formally verify Global Platform TEE 241 common criteria. Ma et al. [12] developed a formal model for 242 memory isolation that includes a detailed formalization of the 243 ARMv8 architecture's hardware components associated with 244 memory isolation, as well as the formalization of a TrustZone 245 monitor that facilitates switching between secure and non- 246 secure worlds. A recent study [13] introduces a verification 247 methodology for ARM TrustZone using property checking 248 techniques. Sardar et al. [14], [15] formally specifies the 249 attestation mechanism using ProVerif's specification language. 250 This work only focuses on the attestation process, whereas 251 our work focuses on memory confidentiality and integrity of 252 Intel TDX. Ozga [16] presented a methodology for formally 253 modeling and proving the security of a security monitor, which 254 is a key component of VM-based confidential computing 255 systems. 256

While there are promising efforts for formally verifying <sup>257</sup> different types of TEE architectures, including verification <sup>258</sup> of Intel SGX [17], verification of ARM Trustzone [12], <sup>259</sup> and verification of RISC-V based TEEs [16], and existing <sup>260</sup> formal verification solutions, cannot be directly applied to <sup>261</sup> the TDX architecture due to their inherent differences in the <sup>262</sup> implementation of the TEE architecture. <sup>263</sup>

# III. FORMAL MODELING OF VM AND ADVERSARY 264

In this section, we first define a formal model for VM, 265 including VM state, VM inputs, and VM outputs. Next, we 266 define a formal model for the adversary. Throughout this 267

<sup>268</sup> article, the symbol = is used to denote intensional equality, <sup>269</sup> which asserts that two expressions or variables are equivalent <sup>270</sup> in all respects, including their state, value, or configuration. <sup>271</sup> Similarly, the symbol  $\Leftrightarrow$  represents an equivalence relation or <sup>272</sup> extensional equality in our context.

# 273 A. Formal Model for Virtual Machines

A VM is initiated with a specific allocation of resources, including CPU cores, memory, and storage. The virtualization platform often uses a unique identifier or configuration snapstor of the foundational state, enabling users to guarantee that the VM was initialized according to the predefined settings. The VM's configuration includes the boot sequence with OS image, and the virtual hardware components assigned to the VM, such as memory size and disk space.

*VM:* A user deploys a VM denoted as *v*. The attributes of this VM include a unique identifier for the VM (*v.id*), the VM's OS image (*v.os*), VM's virtual address list (*v.valist*), VM's memory size (*v.mem*), and VM's data and code pages (*v.data*). These attributes define the configuration of the VM, enabling it to perform designated computing tasks within a virtualized environment.

VM State: At any given moment, the host machine exists in 289 <sup>290</sup> a certain state (m). The state of the VM,  $S_v(m)$ , can be seen as <sup>291</sup> a specific instance of the overall system state, capturing key <sup>292</sup> operational data. This includes the virtual memory mapping *Vmem* :  $Va \rightarrow W$ , which represents a function from virtual 293 294 addresses (Va) to their corresponding values in machine words 295 (W); a set of general-purpose registers  $regs: \mathbb{N} \to W$  indexed <sup>296</sup> by natural numbers; the program counter pc: Va, indicating the VM's current execution point; and the VM's attributes, which 297 298 are established at the VM's creation and remain unchanged 299 during its operation. The initial state  $init_{\nu}$  defines the starting 300 condition of the VM's memory (Vmem) at the time of its instantiation. For simplicity,  $init_{\nu}(S_{\nu}(m_{\nu}))$  denotes that  $S_{\nu}(m_{\nu})$ 301 302 is in its initial state, as configured before any operations have 303 been executed within the VM.

*VM Inputs:* The inputs to the VM,  $I_{\nu}(m) = (I_{\nu}^{D}(m) + I_{\nu}^{R}(m))$ , and 2) internal inputs. External Inputs  $(I_{\nu}^{D}(m))$  can change the and 2) internal inputs. External Inputs  $(I_{\nu}^{D}(m))$  can change the state of a VM, such as initializing it to runnable. These inputs are received from the external environment and, given the VM operates in a potentially hostile environment, may come from sources under adversarial control. However, they consist of a predefined set of instructions, making the impact of these inputs deterministic. On the other hand, internal inputs  $(I_{\nu}^{R}(m))$ are run inside the VM, such as code and data, where the impact of the internal inputs can be variable.

<sup>315</sup> *VM Outputs:* The outputs of the VM,  $O_v(m)$ , project the <sup>316</sup> machine state of the VM. VM output can have both encrypted <sup>317</sup> data in memory and decrypted data inside the processor. <sup>318</sup> Specifically,  $O_v(m)$  focuses on memory elements while data <sup>319</sup> is in use.

<sup>320</sup> VM Execution: The execution of a VM is modeled as a <sup>321</sup> deterministic process with respect to input  $I_{\nu}(m)$ , where the <sup>322</sup> next state of the VM, is a function of its current state,  $S_{\nu}(m)$ , <sup>323</sup> and its inputs,  $I_{\nu}(m)$ . We assume that one virtual CPU for each VM and single thread is used per applications in the 324 VM. We also assume that code and data running inside the 325 VM is not malicious. Therefore, it is safe to assume that 326  $I_{\nu}^{R}(m)$  does not lead to nondeterministic process. Given the 327 deterministic assumption, the VM's execution at any step can 328 be defined by the transitive closure of the transition relation 329  $m_i \sim m_i$ , indicating that the VM can transition from state  $m_i$  330 to state  $m_i$  based on the operational semantics of its instruction 331 set. This transition relation implies a set of all possible 332 states that can be reached from a given state, directly or 333 indirectly, through multiple steps or transitions. It essentially 334 expands the basic transition relation to include not just direct 335 successors but all reachable states. This transition process 336 involves first identifying the next instruction to execute based 337 on the current state of the virtual memory (Vmem) and the 338 program counter (pc). Following this, the identified instruction 339 is executed, which may involve bitvector operations, memory 340 accesses, and interactions with VM-specific primitives for 341 security, randomness, and I/O operations. 342

#### B. Formal Model for Adversary

A confidential VM operates under the assumption of a <sup>344</sup> privileged adversary who has compromised all software layers <sup>345</sup> except for the confidential VM platform itself (security monitor). This section defines the adversary's potential actions and <sup>347</sup> their implications for the VM. <sup>348</sup>

343

Adversary State: The privileged adversary is capable of <sup>349</sup> pausing the VM at any moment, executing arbitrary instructions that can modify the adversary's state  $(A_{\nu}(m))$ , the VM's <sup>351</sup> inputs  $(I_{\nu}(m))$ , and can initiate or terminate VM instances. We show the adversary's influence through the *attack* relation over pairs of states:  $(m_1, m_2) \in attack$  if the attacker can transition <sup>354</sup> the system's state from  $m_1$  to  $m_2$ . A key constraint is that <sup>355</sup> the *attack* operation cannot alter the confidential VM state, <sup>366</sup> ensuring  $S_{\nu}(m_1) = S_{\nu}(m_2)$ . This maintains the integrity of the <sup>357</sup> VM despite the adversary's actions. <sup>358</sup>

Here, *attack* is a subset of the transition relation  $\rightsquigarrow$ , indicating that an adversary's actions are confined to utilizing the platform's instructions to alter the system's state. Furthermore, the *attack* relation is reflexive, denoting that the adversary might choose not to alter the state:  $\forall m.(m,m) \in attack$ . This model allows the adversary to operate concurrently with the VM, with the capability to modify the machine's state before the VM's launch and to alter the VM's initial state.

*Adversary Monitoring:* In a confidential VM environment, untrusted software, including potential adversaries, may observe aspects of the VM's execution. These observations are contingent on the confidentiality protections enforced by the VM platform. While explicit outputs are invariably observable, adversaries might also detect patterns through indirect means, such as side channels, including memory access patterns and computational timing.

The capability for an adversary to make observations is  $_{375}$  formalized through the execution of arbitrary instructions or  $_{376}$  the utilization of platform primitives. These actions allow  $_{377}$  the adversary to monitor the effects of their operations  $_{378}$  on the VM's state. Let monitor<sub>v</sub>(*m*) denote the result of  $_{379}$ 

 $_{380}$  an observation for the machine state *m*. For instance, an <sup>381</sup> attacker that only observes outputs enjoys the monitor function  $_{382}$  monitor<sub>v</sub>(m)  $\doteq O_v(m)$ . Observations by an adversary may <sup>383</sup> include explicit data produced by the VM's computational results intended for external consumption. Also the observa-384 385 tions may include indirect information that can be inferred from the VM's operation, such as timing information, power 386 consumption patterns, or memory access patterns. These obser-387 vations require more sophisticated analysis and may reveal 388 sensitive information without direct access to the VM's data. 389 VM Execution With an Attacker: An execution trace of the 390 VM is an unbounded-length sequence of states, denoted by 391  $= (m_0, m_1, \ldots, m_n)$ , satisfying the condition  $\forall i \cdot m_i \rightsquigarrow m_{i+1}$ ; 392 O <sup>393</sup> here,  $\sigma[i]$  refers to the *i*th element of the trace. Considering <sup>394</sup> the ability of the attacker to pause and resume the VM at any <sup>395</sup> time, we define the VM's execution as the sequence of states <sup>396</sup> from  $\sigma$  where the VM is actively executing.

To identify when the VM is executing, we use the function <sup>397</sup> To identify when the VM is executing, we use the function <sup>398</sup> curr(*m*) = *v* if the platform is executing the VM (*v*) in <sup>400</sup> state *m*. Using this function, we can extract the steps in <sup>401</sup>  $\sigma$  where the VM is executing, resulting in a subsequence <sup>402</sup>  $(m'_0, m'_1, \ldots, m'_m)$  where  $\operatorname{init}(S_v(m'_0)) \land \forall i \cdot \operatorname{curr}(m'_i) = v$ . This <sup>403</sup> subsequence represents the VM's execution trace, including <sup>404</sup> inputs, execution states, and outputs at each step. Given <sup>405</sup> the VM's execution trace, the attacker may perform attack <sup>406</sup> actions between any two consecutive steps, represented as <sup>407</sup>  $\forall i.(m'_i, m'_{i+1}) \in attack$ . This action effectively introduces <sup>408</sup> uncertainty in the VM's state and inputs, providing the VM <sup>409</sup> with potentially fresh inputs at each step.

The semantics of a VM, denoted by [v], is defined as the set of all possible finite or infinite execution traces, capturing every possible input sequence. Formally

<sup>413</sup> 
$$[v] = \{ (I_v(m'_0), S_v(m'_0), O_v(m'_0)), \dots | init(S_v(m_0)) \}.$$

This model accounts for all potential input sequences the VM may receive any value of input at any the step. Furthermore, [v] is prefix-closed, acknowledging that the the the the VM's execution at any the time. The determinism of the VM's program means that a specific sequence of inputs uniquely identifies a trace from the the the the trace inputs.

Table I provides a summary of notation used in defining formal models for both VMs and adversary.

# 424 IV. FORMAL MODELING OF CONFIDENTIALITY 425 AND INTEGRITY PROPERTIES

<sup>426</sup> In this section, we provide the formal definition for confi-<sup>427</sup> dentiality and integrity properties with respect to VM-based <sup>428</sup> trusted execution.

Let  $\lambda(v)$  denote the measurement of a VM instance *v*, com-430 puted upon its launch. This measurement process guarantees

431 
$$\forall m_1, m_2 \cdot \operatorname{init}_{v1}(S_{v1}(m_1)) \wedge \operatorname{init}_{v2}(S_{v2}(m_2))$$

432 
$$\Rightarrow \lambda(v1) = \lambda(v2)$$
433 
$$\Leftrightarrow S_{v1}(m_1) = S_{v2}(m_2).$$

TABLE I TABLE OF NOTATIONS FOR DEFINING FORMAL MODELS FOR VMS AND ADVERSARY

~				
Symbol	Description			
v	A virtual machine instance.			
v.id	Unique identifier for the VM.			
v.os	The operating system image used by the VM.			
v.valist	List of virtual addresses assigned to the VM.			
v.mem	The allocated memory size for the VM.			
v.data	The data and code pages within the VM.			
$S_{\mathbf{v}}(m)$	The state of the VM at a given moment $m$ .			
$I_v(m)$	Inputs to the VM at moment $m$ , comprising external			
	$(I_v^D(m))$ and internal $(I_v^R(m))$ inputs.			
$O_v(m)$	Outputs from the VM at moment $m$ .			
$\sim \rightarrow$	The transition relation for the VM's execution.			
$A_{\mathbf{v}}(m)$	The state of the adversary with respect to VM $v$ at			
	moment m.			
$monitor_v(m)$	The result of an adversary's observation at machine			
	state m.			
$\sigma$	An execution trace of the VM.			
curr(m)	A function denoting the current execution mode of			
	the platform at state $m$ .			
[v]	The semantics of a VM, representing the set of all			
	possible execution traces.			

This measurement process involves computing a cryptographic 434 hash of the VM's initial content and configuration, providing 435 a unique identity for the VM that serves as the basis for 436 authenticating its legitimacy. This hash serves as a fingerprint 437 of the VM at a particular point in time. The measurement 438 process asserts that any two VM instances with the same 439 measurement must have identical initial states, ensuring that 440 any deviation from the expected VM program is detectable by 441 the user. This assertion is based on the cryptographic property 442 of collision resistance, which implies that it is computationally 443 infeasible to find two distinct inputs (in this case, VM states) 444 that result in the same hash output.

## A. Confidentiality

Confidentiality ensures that a privileged software attacker <sup>447</sup> cannot distinguish between the executions of two VMs, except <sup>448</sup> for what is revealed through observable outputs. An attacker <sup>449</sup> cannot gain information about the VM's execution state or <sup>450</sup> internal processes beyond what is explicitly allowed through <sup>451</sup> the monitoring function, denoted as monitor. This function <sup>452</sup> provides all observations, including initial configurations, out-<sup>453</sup> puts to non-VM memory, and any potential side channel <sup>454</sup> leakages. To formally assert the confidentiality guarantee, we <sup>455</sup> propose the following: <sup>456</sup>

$$\forall \sigma_1, \sigma_2. \left( A_{\nu 1}(\sigma_1[0]) = A_{\nu 2}(\sigma_2[0]) \land 457 \right)$$

$$\forall i. (\operatorname{curr}(\sigma_1[i]) = \operatorname{curr}(\sigma_2[i]) \land I_{v1}(\sigma_1[i]) = I_{v2}(\sigma_2[i])) \land 458$$

$$\forall i. (\operatorname{curr}(\sigma_1[i]) = v) \Rightarrow 459$$

 $\operatorname{monitor}_{v1}(\sigma_1[i+1]) = \operatorname{monitor}_{v2}(\sigma_2[i+1]) \right)$ 460

$$\Rightarrow \bigg( \forall i. A_{\nu 1}(\sigma_1[i]) = A_{\nu 2}(\sigma_2[i]) \bigg).$$
<sup>461</sup>

This formulation implies that for any two traces,  $\sigma_1$  and  $\sigma_2$ , 462 that exhibit equivalent attacker operations and observations 463 (as permitted by monitor) but may differ in their private VM 464



Fig. 5. Overview of confidentiality property.

465 states and internal executions, the observable outcome to the 466 attacker must be identical. Here,  $\sigma[i]$  means the *i*th index of the execution trace. The input that is responsible for *i*th state in 467 <sup>468</sup> the trace is denoted as  $I(\sigma[i])$  and the corresponding output is denoted as  $O(\sigma[i])$ . By adhering to this model, a VM platform 469 470 ensures that all potential traces of VM execution, which 471 may yield the same observable outputs but originate from 472 distinct internal states, remain indistinguishable to an external 473 observer. This guarantees that the VM's confidentiality is 474 preserved, preventing attackers from leveraging observable <sup>475</sup> information to infer sensitive internal states or execution paths. Fig. 5 shows the confidentiality property. Let us assume 476 477 that the two traces start with an equivalent state and differ 478 from state  $m_1$ . This is because the two VMs can perform 479 different computations. Adversary monitoring is assumed to be 480 the same in both traces. Also, adversary actions are assumed 481 to be the same in both traces. This should lead to the 482 adversary state being identical in each step. The confidentiality 483 property implies that the adversary state only depends on the 484 adversary's actions and the initial state. Therefore, whatever 485 the VM state is, it should not affect the adversary state. This 486 shows that the adversary can only know information through 487 the monitor function and not more.

## 488 B. Integrity

The integrity property states that the execution trace of 490 the VM is solely determined by the sequence of inputs, 491 independent of any interference by privileged software attack-492 ers beyond the provision of inputs. The integrity of a VM 493 execution ensures that the VM's operational sequence and 494 its resultant states and outputs are determined solely by 495 its sequence of inputs. Operations by an attacker, such as 496 manipulation of I/O peripherals or execution of privileged 497 instructions, should not deviate the VM's execution from its 498 intended path. The integrity property can be formalized as

499 
$$\forall \sigma_1, \sigma_2. \left( S_V(\sigma_1[0]) = S_V(\sigma_2[0]) \land \\ \forall i. (\operatorname{curr}(\sigma_1[i]) = V) \Leftrightarrow (\operatorname{curr}(\sigma_2[i]) = V) \land \\ \forall i. (\operatorname{curr}(\sigma_1[i]) = V) \Rightarrow I_V(\sigma_1[i]) = I_V(\sigma_2[i]) \right)$$

$${}_{502} \qquad \Rightarrow \bigg( \forall i.S_V(\sigma_1[i]) = S_V(\sigma_2[i]) \land O_V(\sigma_1[i]) = O_V(\sigma_2[i]) \bigg).$$

This states that if two execution traces,  $\sigma_1$  and  $\sigma_2$ , begin with identical initial states and receive the same sequence of inputs, then despite any differences in the attacker's operations



Fig. 6. Overview of integrity property.

across the traces, the VM's state transitions and outputs will 506 remain consistent across both traces. 507

This integrity model emphasizes a crucial aspect of VM 508 security: the system's ability to maintain a predictable and 509 reliable execution path, even when under adversarial influence. 510 It ensures that the VM's computation integrity is preserved, 511 thereby guaranteeing that the execution outcomes are solely 512 the result of the provided inputs and the VM's deterministic 513 behavior. The determinism and equivalence of VM execution 514 can be formalized as 515

$$\forall \sigma_1, \sigma_2. \left( S_{\nu 1}(\sigma_1[0]) = S_{\nu 2}(\sigma_2[0]) \land \right.$$

$$\forall i. (\operatorname{curr}(\sigma_1[i]) = v1) \Leftrightarrow (\operatorname{curr}(\sigma_2[i]) = v2) \land \qquad 517$$

$$\forall i. (\operatorname{curr}(\sigma_1[i]) = v1) \Rightarrow I_{v1}(\sigma_1[i]) = I_{v2}(\sigma_2[i])$$
<sup>518</sup>

$$\Rightarrow \left( \forall i. S_{\nu 1}(\sigma_1[i]) = S_{\nu 2}(\sigma_2[i]) \land O_{\nu 1}(\sigma_1[i]) = O_{\nu 2}(\sigma_2[i]) \right).$$
 519

This formalism establishes that if two VM instances <sup>520</sup> start with the same initial state and receive identical input <sup>521</sup> sequences, then their execution traces, including state tran- <sup>522</sup> sitions and outputs, will be equivalent. This equivalence <sup>523</sup> emphasizes the determinism property of the VM platform's <sup>524</sup> execution model, ensuring that VM programs operate pre- <sup>525</sup> dictably and securely even in the presence of potential <sup>526</sup> attackers. <sup>527</sup>

Fig. 6 shows the integrity property. Actions by the adversary 528 are marked as  $A_1$  and  $A_2$ . Let us assume that the VM's inputs 529 and actions remain consistent across both traces. Similarly, the 530 initial conditions of the VMs are identical. The adversary's 531 actions are specified through the *attack* function, allowing for 532 possible variations between the traces. The integrity verifica- 533 tion necessitates demonstrating that the state and outputs of 534 the VM remain unchanged in spite of these differences. The 535 assumption that the adversary operates for an equal number of 536 steps in both traces does not limit their capability, as any attack 537 necessitating a variable number of steps across traces can be 538 replicated within this model by extending the shorter trace of 539 the adversary with a series of nonoperative steps. According 540 to this theorem, under the specified assumptions, the state and 541 outputs of the VM at every step are guaranteed to be the same 542 across both traces. 543

## V. ANALYSIS OF TDX ARCHITECTURE 544

This section provides a security analysis for data confidentiality and integrity of Intel TDX [4] architecture, which is an example of a VM-based TEE architecture.



Fig. 7. TD life cycle state diagram with HKID states.

# 548 A. Intel TDX: Ensuring Data Confidentiality

Intel TDX safeguards the confidentiality of TD data across memory, the processor, and the bus by encrypting data during transmission from the processor back to memory. This encryption uses the MKTME system, employing AES-XTS with 128-bit encryption for each cache line. The unique keys for each TD, identifiable through a host KeyID (HKID), are generated and managed securely, with encryption keys stored internally and not disclosed to unauthorized entities.

<sup>557</sup> Upon activation of TDX, physical memory is partitioned <sup>558</sup> into secure (private) and normal (shared) regions, with the <sup>559</sup> former designated for sensitive TD data and the latter for <sup>560</sup> interactions with nontrusted entities. The allocation to either <sup>561</sup> region is determined by the state of the highest order bit of <sup>562</sup> the guest physical address (GPA), ensuring a clear separation <sup>563</sup> and safeguarding of confidential data.

The life cycle of a TD includes several key states, from creation and key configuration to potential blocking and eventual teardown, each facilitated by specific API calls. This process begins with the creation of a new TD and the generation of an ephemeral key, followed by its configuration and operational management through the key encryption table (KET) and KeyID ownership table (KOT), ensuring secure and efficient key management throughout the TD's existence.

<sup>572</sup> In this section, we briefly describe the functionality of <sup>573</sup> different HKID states in Fig. 7.

- 1) HKID Assigned State: Achievable through the 574 tdh mng create API, this state marks the initialization 575 of a new TD. Initially, the hypervisor ensures that any 576 changes in the cache related to the TD's physical pages 577 are committed. Following this, it establishes the TD 578 root (TDR) and creates a unique, temporary key for the 579 TD. An HKID is generated and recorded in the KOT 580 for each involved package. 581
- 2) *Keys Configured State:* This state occupies the majority
  of a TD's operational lifespan. The TD's temporary
  key is set up in the KET, with a secondary state
  machine managing the TD's activities. The TD transitions through several substates: from "uninitialized" to



Fig. 8. Key management with TDR, KOT, and KET.

"initialized," and finally to "runnable." To incorporate 587 the necessary TD control extension (TDCX) pages, the 588 *tdh\_mng\_addcx* API is utilized. The TD's state within 589 the TDR is initialized using *tdh\_mng\_init*, and achieving 590 the runnable state is finalized with *tdh\_mng\_finalize*. 591

- 3) Blocked State: Any interruptions or faults prompt the 592 TD to move into the blocked state, during which 593 access to the TD's private memory is suspended, and 594 related caches are cleared. The *tdh\_mng\_vpflushdone* 595 API checks for the complete flushing of cache lines 596 associated with the TD's address or HKID. 597
- 4) *Teardown State:* In this final phase, the host's 598 VMM reclaims the HKID and clears both the 599 translation lookaside buffer (TLB) and cache. It 600 proceeds to remove all private and control pages 601 of the TD through *tdh\_phymem\_page\_reclaim*, with 602 *tdh\_phymem\_page\_wbinvd* being employed to ensure 603 any modified cache lines are flushed. 604

These states highlight the dynamic and secure management of TDs within the TDX framework, emphasizing data 606 confidentiality through stringent key control and memory 607 encryption practices, as shown in Fig. 8. 608

# B. Intel TDX: Guaranteeing Memory Integrity

Intel TDX maintains memory integrity via a dual approach, 610 incorporating a TD owner bit and a message authentication 611 code (MAC), both embedded within ECC memory. A 128-bit 612 MAC key is created during system initialization, with a 28-bit 613 MAC generated for each memory write. This MAC, alongside 614 the TD owner bit, aids in verifying data integrity during reads, 615 with discrepancies indicating potential integrity breaches and 616 resulting in the marking of compromised cache lines. 617

The TD owner bit serves as a gatekeeper, controlling access <sup>618</sup> based on whether a physical address is associated with a <sup>619</sup> private HKID. This mechanism ensures that only authorized <sup>620</sup> SEAM mode operations can access secured memory segments, <sup>621</sup> with all other requests being denied and returned as null, <sup>622</sup> thereby preserving the integrity of sensitive data. <sup>623</sup>

```
(define sec_ept (make-hash))
(define-struct sec_ept_entry (hpa gpa_shared state))
(define/contract sec_ept-contract
        (hash/c integer? sec_ept_entry? #:flat? #t)
        sec_ept)
```

```
Listing 1. EPT.
```

Furthermore, any attempt to write to a protected memory segment outside of SEAM mode triggers the reset of the corresponding TD owner bit, marking the segment as poisoned. This serves as a critical fail-safe, triggering a TD exit and, if necessary, transitioning the TD to a fatal state for security, thereby emphasizing the robust measures in place to maintain memory integrity within the TDX architecture.

#### 631 VI. FORMAL MODELING OF INTEL TDX ARCHITECTURE

The formal model is developed following the Intel TDX module specification. We model the Intel TDX architecture using Rosette [18] to enable symbolic simulation of binary interfaces (ABIs), and other configurations essential for ensuring memory confidentiality and integrity within TDs. This section details the formal modeling, highlighting only the key components that form the backbone of TDX security.

## 640 A. Defining TDX Tables

The TDX specification has various tables, each serving a unique purpose in the security architecture. Among these, the extended page table (EPT), KET, and KOT are foundational et4 elements for confidentiality.

*1) Extended Page Table:* The EPT maps GPAs to host
physical addresses (HPAs) and maintains the page state,
incorporating a shared bit to differentiate between secure and
shared memory spaces. This mapping is crucial for memory
isolation and confidentiality.

Listing 1 shows a hash table sec\_*ept* created using *makehash*, which serves as a repository for managing EPT entries, and a custom-defined structure sec\_*ept\_entry*, which keep track of the essential attributes of each entry, including HPA, GPA shared status (*gpa\_shared*), and the entry's current state (state). This approach enables efficient tracking and manipulation of memory addresses between the host and VMs, facilitating a streamlined mechanism to oversee the shared or ess exclusive access to physical memory resources.

*2) Key Encryption Table and KeyID Ownership Table:* The KET (Listing 2) associates each TD's ephemeral encryption key with its corresponding HKID, playing a pivotal role in encrypting memory access and safeguarding data in transit. The KOT, on the other hand, tracks the lifecycle state of each HKID, ensuring proper key management and assignment. Two hash table structures are used to represent the two tables.

## 666 B. Trust Domain Management

The management of TDs includes TD creation, key configuration, handling exceptions, and teardown. We implemented structures to facilitate this, the TDR and TD control structure

```
(define KET (make-hash))
(define/contract KET-contract
    (hash/c integer? bitvector? #: flat? #t)
    KET)
(define KOT (make-hash))
(define/contract KOT-contract
    (hash/c integer? integer? #: flat? #t)
    KOT)
```

Listing 2. KET and key ownership table.

Listing 3. TDH\_MNG\_CREATE ABI.

(TDCS), which maintain state and control information for 670 each TD.

1) TD Creation: TDs are instantiated and assigned unique 672 HKIDs, with their ephemeral keys generated and stored 673 securely. This process involves interactions with the physical 674 address metadata table (PAMT) for memory allocation and the 675 cache to ensure confidentiality during TD operations. Listing 3 676 shows the ABI for TDH\_MNG\_CREATE, which manages 677 creating and initializing a transactional data handler (TDH) 678 by mapping hpa to HKID. Initially, it checks the current state 679 of the given HKID and the hpa in two hash tables (KOT 680 for HKIDs and PAMT for physical addresses) to determine 681 if the HKID is private, not yet assigned, or if the hardware 682 page is not yet allocated or is in a nondisclosure agreement 683 state (PT\_NDA). If these conditions are met, the function 684 proceeds to mark the HKID as assigned (HKID\_ASSIGNED) 685 in the KOT table and creates a new PAMT entry with initial 686 parameters. Finally, it initializes a new TDR with default or 687 initial values. This setup indicates a mechanism for managing 688 access and operations on hardware resources, ensuring data 689 privacy and integrity through proper handling of hardware keys 690 and memory pages. 691

2) Key Configuration:  $TDH\_MNG\_KEY\_CONFIG$  692 (Listing 4) is designed to configure keys for a TDR associated 693 with a specific *hpa*. It begins by retrieving the current entry 694 for the given PAMT and determining its state, specifically 695 checking if it matches the expected type for transactional data 696 records (*PT\_TDR*). It then checks the *tdr* for a fatal error 697 condition (*td\_fatal*) and its lifecycle state to ensure it is in 698 the *HKID\_ASSIGNED* state, indicating that a HKID has been 699 assigned but not yet configured with keys. 700

If the page is correctly prepared for transactional data, 701 no fatal errors are present, and the TDH is ready for key 702 configuration, the function proceeds to update KET with the 703

Listing 4. TDH\_MNG\_KEY\_CONFIG ABI.



Listing 5. TDH\_MNG\_VPFLUSH ABI.

<sup>704</sup> hardware key ID extracted from TDR and sets a new key <sup>705</sup> (*key\_val*). It then updates the *tdr* structure itself to reflect that <sup>706</sup> the keys have been configured, changing its lifecycle state to <sup>707</sup> *KEYS\_CONFIGURED*.

*3) Handling Interrupts and Exceptions:* Handling of interrop rupts and exceptions is crucial for the secure and stable roperation of TDs. This involves saving the current TD state, run scrubbing the VCPU state, and executing a cache flush to run maintain data integrity.

The function TDH MNG VPFLUSH (Listing 5) is respon-713 714 sible for securely flushing a virtual page from the cache. 715 The function starts by looking up the state of the page 716 associated with the given physical address in PAMT. It 717 assesses the lifecycle state of the *tdr* to ensure it is either 718 in the HKID\_ASSIGNED or KEYS\_CONFIGURED state, 719 and verifies that the HKID related to the tdr is marked as 720 assigned in KOT. If these conditions are met, the *tdr* is in an 721 appropriate state for flushing. This is critical for maintaining 722 data consistency and security, ensuring that no sensitive data 723 remains in the cache that could be accessed inappropriately. 724 After flushing the cache, the function updates the state of the 725 HKID in the KOT to HKID\_FLUSHED, indicating that the 726 flush operation has been completed. Finally, it updates the 727 lifecycle state of the *tdr* to *TD\_BLOCKED*, indicating that <sup>728</sup> the *tdr* is in a state where it cannot perform regular operations. 4) TD Teardown: TDH\_MNG\_KEY\_FREEID (Listing 6) 729 730 function is designed for releasing or freeing HKIDs that are no longer in use. 731

<sup>732</sup> It first verifies that the specified physical address is asso-<sup>733</sup> ciated with a page prepared, that the TDR is in a blocked

Listing 6. TDH\_MNG\_KEY\_FREEID ABI.

state (*TD\_BLOCKED*), and that the HKID has been flushed <sup>734</sup> (*HKID\_FLUSHED*). This ensures the function operates under <sup>735</sup> safe conditions where the data associated with the *tdr* and <sup>736</sup> HKID has been securely managed and is ready for cleanup. <sup>737</sup> Upon confirming these prerequisites, the function sets the <sup>738</sup> HKID's state to *HKID\_FREE* in the KOT, marking it available <sup>739</sup> for future assignments. Additionally, it updates the *tdr* to <sup>740</sup> reflect a teardown lifecycle state (*TD\_TEARDOWN*) and resets <sup>741</sup> the HKID within the *tdr*, effectively clearing the association <sup>742</sup> and preparing the system for new transactions. This process <sup>743</sup> is essential for the secure and efficient reuse of hardware <sup>744</sup> resources, ensuring that data integrity and confidentiality are maintained throughout the lifecycle of a TD. <sup>746</sup>

# VII. FORMAL MODELING OF CACHE FOR TDX SYSTEMS 747

When the cache is unencrypted, the data stored within 748 remains in plaintext, posing significant risks to both data 749 integrity and confidentiality. Such a scenario lays the ground-750 work for multiple security vulnerabilities, as unauthorized 751 access to this unencrypted data can lead to information leakage 752 or manipulation. In this section, we evaluate how the Intel 753 TDX module addresses these critical security concerns within 754 the context of a shared cache environment. This ensures that 755 even in a shared cache scenario, where multiple processes 756 or VMs might access the same physical cache resources, 757 data remains secure, isolated, and impervious to unauthorized 758 access or tampering, thereby upholding the highest standards 759 of integrity and confidentiality. We model and formally eval-760 uate two distinct cache types, each capable of enhancing 761 security in TDX environments independently: 1) HKID-tagged 762 cache and 2) TD-owner-bit cache. 763

## A. Basic Cache Structure and Initialization

The cache model in Listing 7 is designed to simulate a 765 4-way associative cache, a common setup in modern computing systems. This setup is characterized by a finite number 767 of cache sets, each with multiple ways to store data. The 768 model initializes hash maps to track the validity, tag, data, and 769 HKID of each cache line, providing a foundational structure 770 for simulating cache operations. 771

The init-cache function (Listing 8) populates these struc- 772 tures, initially setting all cache lines to an invalid state and 773

(define	kmax-cache-set-index-t 256)
(define	kmax-cache-way-index-t 4)
(define	cache-valid-map (make-hash))
(define	cache-tag-map (make-hash))
(define	cache-data-map (make-hash))
(define	cache-hkid-map (make-hash))

Listing 7. Cache configuration.

```
(define (init-cache)
(for ([i (in-range kmax-cache-set-index-t)])
(for ([j (in-range kmax-cache-way-index-t)])
(let ([key (cons i j)])
(hash-set! cache-valid-map key #false)
(hash-set! cache-data-map key 0)
(hash-set! cache-tag-map key 0)
(hash-set! cache-hkid-map key 0))))
```

Listing 8. Cache initialization.

```
(define (query-cache pa repl-way hkid)
  (define set (paddr2set pa))
  (define tag (paddr2tag pa))
 (define hit-way
   (for/or ([way (in-range kmax-cache-way-index-t)])
      (let ([key (cons set way)])
        (and (hash-ref cache-valid-map key #false)
             (= (hash-ref cache-tag-map key) tag)
             (= (hash-ref cache-hkid-map key) hkid)
             wav))))
 (if hit-way
      (let ([key (cons set hit-way)])
        (values #true hit-way (hash-ref
                        cache-data-map key)))
      (begin
        (let ([key (cons set repl-way)])
          (hash-set! cache-valid-map key #true)
          (hash-set! cache-tag-map key tag)
          (hash-set! cache-data-map key 0)
          (hash-set! cache-hkid-map key hkid))
        (values #false repl-way 0))))
```

Listing 9. HKID tagged cache model.

<sup>774</sup> assigning default values to the tags, data, and HKIDs. This <sup>775</sup> ensures a clean state from which cache operations can start.

## 776 B. HKID Tagged Cache

Integrating HKID into the cache model adds a layer of security by ensuring that cache lines are accessible only by the appropriate TD. Listing 9 shows our modeling of HKID tagged cache. This approach leverages HKIDs to tag cache lines, thus facilitating the validation of access requests based on the TD's model to include a mapping of cache lines to HKIDs. This model to include a mapping of cache lines to HKIDs. This tag match for cache hits but also the HKID, ensuring that only requests from the owning TD can access the cached data.

# 787 C. TD Owner Bit

By using a TD owner bit in access control, TDX enforces strict access policies, allowing only SEAM mode processes read secure cache lines, thereby significantly mitigating read secure cache lines, thereby significantly mitigating modeling of TD owner bit cache. This cache management

```
(define (query-cache pa repl-way hkid seam-mode?)
  (define set (paddr2set pa))
  (define tag (paddr2tag pa))
  (define hit-way
   (for/or ([way (in-range kmax-cache-way-index-t)])
      (let ([key (cons set way)])
       (and (hash-ref cache-valid-map key #false)
             (= (hash-ref cache-tag-map key) tag)
             (= (hash-ref cache-hkid-map key) hkid)
             (or seam-mode? (not (hash-ref
             cache-td-owner-map key))) way))))
 (if hit-way
     (let ([key (cons set hit-way)])
       (if (or seam-mode? (not (hash-ref
                cache-td-owner-map key)))
            (values #true hit-way (hash-ref
                cache-data-map key))
            (values #true hit-way 0)))
      (begin
       (let ([kev (cons set repl-wav)])
          (hash-set! cache-valid-map key #true)
          (hash-set! cache-tag-map key tag)
          (hash-set! cache-data-map key 0)
          (hash-set! cache-hkid-map key hkid)
          (hash-set! cache-td-owner-map key
            (if (> hkid 0) #true #false)))
        (values #false repl-way 0))))
```

Listing 10. TD owner bit cache model.

strategy not only enhances data security by providing finegrained access control based on hardware-level identifiers but also introduces a flexible framework for managing cache data across multiple TDs. 796

802

817

This section demonstrates the effectiveness of our proposed 708 VM-based TEE verification framework to verify the Intel TDX 709 module. First, we describe our formal verification setup. Next, 800 we present the formal verification results of our framework. 801

# A. Experimental Setup

Our model for Intel TDX and caches and properties for <sup>803</sup> formal security verification is constructed using Rosette [18] <sup>804</sup> formal verification language. We used the publicly avail-<sup>805</sup> able specification as well as implementation for the TDX <sup>806</sup> module [4] to derive the formal model. The Rosette model <sup>807</sup> has assertions, symbolic variables, and solver-aided functions. <sup>808</sup> The correctness of these elements is verified using Rosette's <sup>809</sup> symbolic execution engine, which internally uses Z3 [19] SMT <sup>810</sup> solver to check the feasibility of paths and the satisfaction <sup>811</sup> of constraints. We ran our experiments on Intel i7-5500U @ <sup>812</sup> 3.0GHz CPU with 16GB RAM machine. We have developed <sup>813</sup> 15 confidentiality properties and 9 integrity properties for two <sup>814</sup> cache models: 1) HKID-tagged and 2) TD-owner-bit-tagged <sup>815</sup>

## B. Generation of Confidentiality Properties

The properties for confidentiality and integrity are defined <sup>818</sup> based on the threat model outlined in the TDX specification. <sup>819</sup> We have developed 15 confidentiality properties. <sup>820</sup>

1)  $cP_1$ : Assert that any GPA mapped to a specific HPA <sup>821</sup> within the secure EPT maintains confidentiality, meaning no other GPA can map to this HPA. <sup>823</sup>

- 2)  $cP_2$ : Assert that the ephemeral encryption key associated with a specific HKID in the KET table remains confidential and is not leaked or accessible to unauthorized entities.
- 3) *cP*<sub>3</sub>: Assert that once an HKID is assigned, its state
   remains confidential and accurately reflects its assigned
   status within the KOT table.
- 4)  $cP_4$ : Assert that the lifecycle state of a TDR remains confidential and can only be one of the predefined states (INIT, FATAL, RUNNING), safeguarding the state transitions from unauthorized access.
- 5)  $cP_5$ : Assert that the page state of any entry in the secure EPT is limited to predefined states, protecting the confidentiality of page mappings.
- 6)  $cP_6$ : Assert that the key configuration state for a given HKID remains confidential and accurately reflects the  $TD_KEYS_CONFIGURED$  state, protecting the key configuration status from unauthorized changes.
- <sup>842</sup> 7)  $cP_7$ : Assert that the finalization status of a TDCS <sup>843</sup> remains confidential and is always set to true after <sup>844</sup> finalizing.
- 845 8)  $cP_8$ : Assert that the confidentiality of the shared bit status for any given entry in the secure EPT.
- $_{847}$  9) *cP*<sub>9</sub>: Assert that the package configuration bitmap of a TDR remains confidential, ensuring that the configuration details are protected from unauthorized disclosure.
- <sup>850</sup> 10)  $cP_{10}$ : Assert that the association between a VCPU and <sup>851</sup> its corresponding HKID is kept confidential.
- <sup>852</sup> 11)  $cP_{11}$ : Assert that querying the cache with an incorrect <sup>853</sup> HKID results in a cache miss.
- <sup>854</sup> 12)  $cP_{12}$ : Assert that after querying with the correct HKID, a subsequent query with the same HKID and address results in a cache hit.
- <sup>857</sup> 13)  $cP_{13}$ : Assert that querying with a different HKID <sup>858</sup> (assuming unauthorized access) after a cache line is <sup>859</sup> populated does not provide access to the data.
- <sup>860</sup> 14)  $cP_{14}$ : Assert that after updating a cache line with a new <sup>861</sup> HKID and data, the previous HKID no longer has access.
- <sup>862</sup> 15)  $cP_{15}$ : Assert that once data is written to a cache line, it <sup>863</sup> remains unchanged unless explicitly modified through a <sup>864</sup> valid cache update.

## 865 C. Generation of Integrity Properties

- <sup>866</sup> We have developed nine integrity properties.
- 1)  $iP_1$ : Assert that the integrity of the EPT mappings by asserting that any entry mapping a GPA to a HPA cannot be in a "blocked" state.
- 2)  $iP_2$ : Assert that the integrity of the TDR lifecycle by asserting that once a TDR is finalized, its lifecycle state cannot be "INIT" or "FATAL."
- $P_{73}$  3)  $iP_3$ : Assert that the integrity of key state transitions within the TDX module by providing consistent transitions for a HKID based on its current state. Specifically, it asserts that an HKID assigned state can only move to the keys configured state, a keys configured state can transition to either blocked or teardown, and a blocked state can only move to teardown.

```
(define-symbolic pal pa2 bv28)
(define-symbolic repl-wayl reply-way2 integer?)
(define-symbolic hkid1 hkid2 integer?)
(define-values (hit1 wayl data1)
  (query-cache pal repl-way hkid1))
(define-values (hit2 way2 data2)
  (query-cache pal repl-way hkid2))
(define confidentiality-assertion
  (assert (or (not (and hit1 hit2)) (= hkid1 hkid2)))))
(define result (solve (confidentiality-assertion)))
(displayln result)
```

Listing 11. Sample confidentiality assertion.

- 4)  $iP_4$ : Assert that if a cache entry is marked as valid, it <sup>880</sup> must have a corresponding tag and data in the cache. <sup>881</sup>
- 5)  $iP_5$ : Asserts that within a single set in a set-associative R82 cache, all valid entries must have unique tags. R83
- 6)  $iP_6$ : Asserts that each valid cache entry, the corresponding HKID is correctly mapped to the same set and way <sup>885</sup> in the cache-hkid-map. <sup>886</sup>
- 7) *iP*<sub>7</sub>: Assert that any cache entry from SEAM mode 887 marked as valid has a corresponding and correct TD 888 owner bit set.
- 8)  $iP_8$ : Assert that for any two valid cache entries in 890 the same set but in different ways, their tags must be 891 different. 892
- 9) *iP*<sub>9</sub>: Assert that if two cache entries have the same <sup>893</sup> tag and are valid, they must have the same TD owner <sup>894</sup> bit.

Listing 11 shows sample confidentiality property  $(cP_{13})$  896 of a cache system through symbolic execution. Initially, 897 symbolic variables pa1 and pa2 with a bit-vector size of 28 898 (bv28) representing physical addresses are initialized. Then 899 symbolic integers repl-way1, reply-way2, hkid1, and hkid2 are 900 introduced, with the latter two representing replacement cache 901 element. Sample assertion queries the cache twice, using the 902 same physical address (pa1) but different key identifiers (hkid1 903 and hkid2), and stores the results (hit flags, ways, and data) 904 in (hit1, way1, data1) and (hit2, way2, data2), respectively. 905 The confidentiality assertion checks if, hkid1 and hkid2 are 906 different, both cannot have cache hits for the same physical 907 address that could violate confidentiality. The assertion is 908 then solved, and the result is displayed, indicating whether 909 the cache system maintains confidentiality across the given 910 symbolic inputs. 911

## D. Verification Results

Table II provides a summary of the verification outcomes <sup>913</sup> for three distinct models: 1) the TDX module; 2) HKID- <sup>914</sup> tagged-cache; and 3) TD-owner-bit-cache. It details the <sup>915</sup> number of lines of code in each model, with the TDX <sup>916</sup> module being the largest at 400 lines, and the HKID-tagged- <sup>917</sup> cache the smallest at 100 lines. The table also indicates <sup>918</sup> the number of confidentiality and integrity properties verified <sup>919</sup> for each module. Verification time, measured in seconds, <sup>920</sup> showcases the efficiency of the verification process for each <sup>921</sup>

 TABLE II

 ROSETTE MODELS AND VERIFICATION RESULTS

Description	# Lines	Confidentiality	Integrity	Verification Time (s)
TDX Module	400	10 properties	3 properties	12.86
		$(cP_1 - cP_{10})$	$(iP_1 - iP_3)$	
HKID-tagged	100	5 properties	3 properties	5.37
cache		$(cP_{11} - cP_{15})$	$(iP_4 - iP_6)$	
TD-Owner-	150	5 properties	6 properties	7.92
bit cache		$(cP_{11} - cP_{15})$	$(iP_4 - iP_9)$	
Total	650	15	9	26.15

<sup>922</sup> model, demonstrating the practicality and scalability of the <sup>923</sup> verification process in evaluating the reliability and robustness <sup>924</sup> of the models.

Our work can be extended to other VM-based solutions. For example, if we consider AMD SEV, which uses x86 rachitecture similar to Intel TDX, the changes needed are minimal. Similarly, AMD SEV uses an VM address space identifier (ASID) to uniquely identify the VM addresses, which is similar to HKID used by Intel TDX. To extend our model to AMD SEV, we need to model the ASID, but most of the formal model of Intel TDX module can be reused.

934

## IX. CONCLUSION

This article has presented a comprehensive framework for 935 936 the formal verification of VM-based TEEs, addressing the 937 critical need for robust security mechanisms in the face 938 of evolving threats. We have developed a formalization of <sup>939</sup> confidentiality and integrity for confidential VMs, proposing secure and verifiable model in the context of powerful 940 a <sup>941</sup> adversaries. Our contributions, including the formalization of <sup>942</sup> a confidential VM, the establishment of formal definitions for 943 confidentiality and integrity within VM-based TEEs, and the <sup>944</sup> development of a refinement-based methodology, underline the <sup>945</sup> importance and effectiveness of formal verification in ensuring 946 the security of VM-based TEEs. Our experimental results <sup>947</sup> demonstrate the applicability and resilience of our framework 948 to analyze sophisticated attack scenarios, highlighting its 949 potential to significantly enhance the security posture. By <sup>950</sup> proving the confidentiality and integrity guarantees of the Intel <sup>951</sup> TDX platform through machine-checked proofs, we not only 952 validate our approach but also pave the way for future research 953 in securing virtualized TEE environments.

#### REFERENCES

- H. Witharana, D. Chatterjee, and P. Mishra, "Verifying memory confidentiality and integrity of Intel TDX trusted execution environments," 956 in *Proc. IEEE Int. Symp. Hardw. Orient. Security Trust (HOST)*, 2024, 957 pp. 44–54. 958
- [2] "Intel software guard extensions (SGX)," .[Online]. Available: https:// 959
   www.intel.com/content/www/us/en/developer/tools/software-guardextensions/overview.html
- [3] V. Costan, I. A. Lebedev, and S. Devadas, "Sanctum: Minimal hardware 962 extensions for strong software isolation," in *Proc. USENIX Secur. Symp.*, 963 2016, pp. 857–874.
- [4] "Intel trust domain extensions (TDX)." [Online]. Available: https:// 965 www.intel.com/content/www/us/en/developer/articles/technical/inteltrust-domain-extensions.html.
- [5] "AMD secure encrypted virtualization (SEV)." 2023. [Online]. 968 Available: https://developer.amd.com/sev/ 969
- [6] D. Lee, D. Kohlbrenner, S. Shinde, K. Asanović, and D. Song, 970 "Keystone: An open framework for architecting trusted execution environments," in *Proc. 15th Eur. Conf. Comput. Syst.*, 2020, pp. 1–16. 972
- [7] (Intel, Santa Clara, CA, USA). Intel Trust Domain Extensions (TDX) 973 Security Review. 2023. [Online]. Available: https://services.google.com/ 974 fh/files/misc/intel\_tdx\_-full\_report\_041423.pdf 975
- for [8] "AMD secure processor confidential comput-976 security review." 2023. [Online]. Available: 977 ing https://storage.googleapis.com/gweb-uniblog-publish-978 prod/documents/AMD\_GPZ-Technical\_Report\_FINAL\_05\_2022.pdf 979
- [9] H. Witharana, Y. Lyu, and P. Mishra, "Directed test generation for 980 activation of security assertions in RTL models," ACM Trans. Design 981 Autom. Electron. Syst., vol. 26, no. 4, pp. 1–28, 2021. 982
- [10] H. Witharana, Y. Lyu, S. Charles, and P. Mishra, "A survey on assertionbased hardware verification," ACM Comput. Surveys, vol. 54, no. 11, 984 pp. 1–33, 2022. 985
- J. Hu et al., "ProveriT: A parameterized, composable, and verified model 986 of TEE protection profile," *IEEE Trans. Depend. Secure Comput.*, early 967 access, Mar. 11, 2024, doi: 0.1109/TDSC.2024.3375311.
- [12] Y. Ma, Q. Zhang, S. Zhao, G. Wang, X. Li, and Z. Shi, 989 "Formal verification of memory isolation for the trustzone-based 990 TEE," in *Proc. 27th Asia-Pacific Softw. Eng. Conf. (APSEC)*, 2020, 991 pp. 149–158. 992
- [13] H. Sun and H. Lei, "A design and verification methodology for 993 a trustzone trusted execution environment," *IEEE Access*, vol. 8, 994 pp. 33870–33883, 2020. 995
- M. U. Sardar, S. Musaev, and C. Fetzer, "Demystifying attestation in 996 Intel trust domain extensions via formal verification," *IEEE Access*, 997 vol. 9, pp. 83067–83079, 2021.
- [15] M. U. Sardar, T. Fossati, and S. Frost, "Comprehensive specification 999 and formal analysis of attestation mechanisms in confidential comput- 1000 ing," in *Proc. ICE*, 2023, pp. 90–91.
- W. Ozga, "Towards a formally verified security monitor for VM-based 1002 confidential computing," in *Proc. 12th Int. Workshop Hardw. Archit.* 1003 *Support Secur. Privacy*, 2023, pp. 73–81.
- P. Subramanyan, R. Sinha, I. Lebedev, S. Devadas, and S. A. Seshia, 1005
   "A formal foundation for secure remote execution of enclaves," in *Proc.* 1006
   ACM SIGSAC Conf. Comput. Commun. Secur., 2017, pp. 2435–2450. 1007
- [18] "Rosette language guide." [Online]. Available: https://docs.racket- 1008 lang.org/rosette-guide/index.html 1009
- [19] L. De Moura and N. Bjørner, "Z3: An efficient SMT solver," in Proc. 1010 Int. Conf. Tools Algorithms Construct. Anal. Syst., 2008, pp. 337–340. 1011