Advising

Dissertation

1. Praveen Kumar Manjeshwar (Summer 2005), Scheduling batch processing machines in a flow shop.
2. Salil Pradhan (Summer 2005), Capacity planning and allocation in a complex manufacturing system with job failures.
3. Felix Bruno (Spring 2006), An experimental study of voiding in mixed alloy assemblies.
4. Siddharth Mestry - In progress.
5. Mario C. Velez - In progress.

TOP

Thesis

1. Anirudha Deshpandhe ** (Summer 2003), Real time monitoring system for a manufacturing system.
2. Sumit Koli ** (Summer 2004), Optimizing the slotting process in a warehouse.
3. Pradeep Ramachandran (Summer 2004), Branch-and-Price for cell placement in VLSI physical design.
4. Deepak Manjunath (Summer 2005), A repeatable and reliable rework process for lead-free fine pitch BGAs.
5. Paul Pallipat (Summer 2005), Heuristics to improve the operations of a dual head pick-and-place machine.
6. Ashok Thiagarajan (Summer 2005), Improving the performance of a single head multi-nozzle pick-and-place machine.
7. Niranjan Kulkarni (Spring 2006), An investigation on bottleneck location, capacity, and buffer size on flow and flexible flow lines.
8. Gikku J. George (Summer 2006), A simulation model to analyze post reflow processes at an electronics manufacturing facility.
9. Sandeep S. Reddy (Summer 2006), Optimizing stencil and pad design for 0201 components in a lead free assembly.
10. Neal Hirani (Summer 2006), Scheduling parallel batch processing machines to minimize makespan using genetic algorithms.
11. Albin Antony (Summer 2006), Fault tree analysis for automotive pressure sensor assembly lines.

TOP

Committee Member

1. Guhan Subbarayan - In progress.
2. Satyanarayan Iyer - In progress.
3. Lixiang Jiang - In progress.

1. Girish Wable (Summer 2003), Lead-free wave soldering process development with VOC-free water soluble flux chemistry.
2. Satya Iyer (Fall 2003), Analysis of underfill-flux combinations for flip chip packages using regression and neural network models.
3. Ateen Anant Khatkhate (Spring 2004), Mixed block placement in VLSI design.

TOP

Independent Study

1. Praveen Kumar Manjeshwar – Meta heuristics for a single batch processing machine.
2. Satya Iyer - Operations Research and its application in electronics manufacturing.
3. Mario C. Velez - In progress.
4. Maria Hulett - In progress.

TOP

Other

1. Brian Yamagata (U. Mass) (Summer 2003), REU program.